Low-power color TFT LCD display for hand-held embedded systems
Proceedings of the 2002 international symposium on Low power electronics and design
Low-energy off-chip SDRAM memory systems for embedded applications
ACM Transactions on Embedded Computing Systems (TECS)
MTDT '99 Proceedings of the 1999 IEEE International Workshop on Memory Technology, Design, and Testing
Energy trade-offs in the IBM Wristwatch computer
ISWC '01 Proceedings of the 5th IEEE International Symposium on Wearable Computers
Energy-Efficient Color Approximation for Digital LCD Interfaces
ICCD '05 Proceedings of the 2005 International Conference on Computer Design
Frame Buffer Energy Optimization by Pixel Prediction
ICCD '05 Proceedings of the 2005 International Conference on Computer Design
Power modeling of graphical user interfaces on OLED displays
Proceedings of the 46th Annual Design Automation Conference
Using checksum to reduce power consumption of display systems for low-motion content
ICCD'09 Proceedings of the 2009 IEEE international conference on Computer design
SAMOS'05 Proceedings of the 5th international conference on Embedded Computer Systems: architectures, Modeling, and Simulation
Exploiting cross-channel correlation for energy-efficient LCD bus encoding
PATMOS'05 Proceedings of the 15th international conference on Integrated Circuit and System Design: power and Timing Modeling, Optimization and Simulation
| Hi-index | 0.01 |
Despite the limited power available in a battery-operated hand-held device, a display system must still have an enough resolution and sufficient color depth to deliver the necessary information. We introduce some methodologies for frame buffer compression that efficiently reduce the power consumption of display systems and thus distinctly extend battery life for hand-held applications. Our algorithm is based on a run-length encoding for on-the-fly compression, with a negligible burden in resources and time. We present an adaptive and incremental re-compression technique to maintain efficiency under frequent partial frame buffer updates. We save about 30% to 90% frame buffer activity on average for various hand-held applications. We have implemented an LCD controller with frame buffer compression occupying 1,026 slices and 960 flip-flops in a Xilinx Sprantan-II FPGA, which has an equivalent gate count of 65,000 gates. It consumes 30mW more power and 10% additional silicon space than an LCD controller without frame buffer compression, but reduces the power consumption of the frame buffer memory by 400mW.