Modeling and designing high performance analog reconfigurable circuits

Authors:
Eric E. Fabris;Luigi Carro;Sergio Bampi
Affiliations:
UFRGS, Informatics Institute, Porto Alegre, Brazil;UFRGS, Informatics Institute, Porto Alegre, Brazil;UFRGS, Informatics Institute, Porto Alegre, Brazil
Venue:
SBCCI '04 Proceedings of the 17th symposium on Integrated circuits and system design
Year:
2004

Citing 9
Cited 0

RF microelectronics

RF microelectronics
Design Approaches to Field-Programmable Analog Integrated Circuits

Analog Integrated Circuits and Signal Processing - Special issue on field programmable analog arrays
A High-Frequency Field-Programmable Analog Array (FPAA) Part 1: Design

Analog Integrated Circuits and Signal Processing - Special issue on field programmable analog arrays
Automatic Synthesis of CMOS Operational Amplifiers: A Fuzzy Optimization Approach

ASP-DAC '02 Proceedings of the 2002 Asia and South Pacific Design Automation Conference
A Functional Specification Notation for Co-Design of Mixed Analog-Digital Systems

Proceedings of the conference on Design, automation and test in Europe
A Mixed-Signal Design Reuse Methodology Based on Parametric Behavioural Models with Non-Ideal Effects

Proceedings of the conference on Design, automation and test in Europe
From System Specification To Layout: Seamless Top-Down Design Methods for Analog and Mixed-Signal Applications

Proceedings of the conference on Design, automation and test in Europe
Crossroads for mixed-signal chips

IEEE Spectrum
AMGIE-A synthesis environment for CMOS analog integrated circuits

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Quantified Score

Hi-index	0.01

Visualization

Abstract

The theoretical model for a mixed signal front-end interface for the SOC employing a fixed analog cell is presented in this work. The set of developed equations can be used for high level design space exploration. Moreover, the proposed architecture leads to programmable analog processing functions using digital modules, well suited to current FPGAs platforms and general purpose SOC. Some guidelines are addressed on how the proposed architecture can lead to greater level of analog design automation. Experimental results show constant performance over a large frequency range of the input signal, and validate the proposed design equations.