A method for generating weighted random test pattern
IBM Journal of Research and Development
IEEE Design & Test
A logic design structure for LSI testability
DAC '77 Proceedings of the 14th Design Automation Conference
Built-in Self Testing of Embedded Memories
IEEE Design & Test
Hi-index | 0.01 |