Image Processing Algorithms on Reconfigurable Architecture using HandelC

Authors:
V. Muthukumar;Daggu Venkateshwar Rao
Affiliations:
University of Nevada Las Vegas;University of Nevada Las Vegas
Venue:
DSD '04 Proceedings of the Digital System Design, EUROMICRO Systems
Year:
2004

Citing 0
Cited 5

Efficient FPGA hardware development: A multi-language approach

Journal of Systems Architecture: the EUROMICRO Journal
Dynamic image filter selection using partially reconfigurable FPGAs for imaging operations

CSECS'06 Proceedings of the 5th WSEAS International Conference on Circuits, Systems, Electronics, Control & Signal Processing
Parameterized hardware design on reconfigurable computers: an image processing case study

International Journal of Reconfigurable Computing - Special issue on selected papers from spl 2009 programmable logic and applications
Feature extraction using reconfigurable hardware

ICCVG'10 Proceedings of the 2010 international conference on Computer vision and graphics: Part II
Complete FPGA implemented evolvable image filters

MICAI'06 Proceedings of the 5th Mexican international conference on Artificial Intelligence

Quantified Score

Hi-index	0.00

Visualization

Abstract

This talk will first review the challenges in the design of emerging complex systems-on-a-chip (SoC) at STMicroelectronics, from the perspective of our customers' requirements. We then present an approach to effectively integrate heterogenous parallel ...