A New Crosstalk Noise Model for DOMINO Logic Circuits

Authors:
Seung Hoon Choi;Kaushik Roy
Affiliations:
Purdue University;Purdue University
Venue:
DATE '03 Proceedings of the conference on Design, Automation and Test in Europe - Volume 1
Year:
2003

Citing 3
Cited 0

Fundamentals of modern VLSI devices

Fundamentals of modern VLSI devices
TACO: timing analysis with coupling

Proceedings of the 37th Annual Design Automation Conference
Dynamic Noise Analysis with Capacitive and Inductive Coupling

ASP-DAC '02 Proceedings of the 2002 Asia and South Pacific Design Automation Conference

Quantified Score

Hi-index	0.00

Visualization

Abstract

A new crosstalk noise model is proposed for DOMINO logic gates. Our noise model takes the effect of keeper into account and provides more accurate noise measure.