Compiler Optimizations for Transaction Processing Workloads on Itanium® Linux Systems

Authors:
Gerolf Hoflehner;Knud Kirkegaard;Rod Skinner;Daniel Lavery;Yong-fong Lee;Wei Li
Affiliations:
Intel® Compiler Lab, Santa Clara, California;Intel® Compiler Lab, Santa Clara, California;Intel® Compiler Lab, Santa Clara, California;Intel® Compiler Lab, Santa Clara, California;Intel® Compiler Lab, Santa Clara, California;Intel® Compiler Lab, Santa Clara, California
Venue:
Proceedings of the 37th annual IEEE/ACM International Symposium on Microarchitecture
Year:
2004

Citing 9
Cited 4

The C programming language

The C programming language
A modeling study of the TPC-C benchmark

SIGMOD '93 Proceedings of the 1993 ACM SIGMOD international conference on Management of data
Advanced compiler design and implementation

Advanced compiler design and implementation
Code layout optimizations for transaction processing workloads

ISCA '01 Proceedings of the 28th annual international symposium on Computer architecture
The Intel IA-64 Compiler Code Generator

IEEE Micro
An Advanced Optimizer for the IA-64 Architecture

IEEE Micro
Optimization for the Intel® Itanium® architecture register stack

Proceedings of the international symposium on Code generation and optimization: feedback-directed and runtime optimization
Register allocation & spilling via graph coloring

SIGPLAN '82 Proceedings of the 1982 SIGPLAN symposium on Compiler construction
Scaling and Charact rizing Database Workloads: Bridging the Gap between Research and Practice

Proceedings of the 36th annual IEEE/ACM International Symposium on Microarchitecture

Optimal register reassignment for register stack overflow minimization

ACM Transactions on Architecture and Code Optimization (TACO)
Large scale Itanium® 2 processor OLTP workload characterization and optimization

DaMoN '06 Proceedings of the 2nd international workshop on Data management on new hardware
Prematerialization: reducing register pressure for free

Proceedings of the 15th international conference on Parallel architectures and compilation techniques
Twin peaks: a software platform for heterogeneous computing on general-purpose and graphics processors

Proceedings of the 19th international conference on Parallel architectures and compilation techniques

Quantified Score

Hi-index	0.00

Visualization

Abstract

This paper discusses a repertoire of well-known and new compiler optimizations that help produce excellent server application performance and investigates their performance contributions. These optimizations combined produce a 40% speed-up in on-line transaction processing (OLTP) performance and have been implemented in the Intel C/C++ Itanium compiler. In particular, the paper presents compiler optimizations that take advantage of the Itanium register stack, proposes an enhanced Linux preemption model and demonstrates their performance potential for server applications.