Processor Frequency Selection for SoC Platforms for Multimedia Applications

  • Authors:
  • Yanhong Liu;Alexander Maxiaguine;Samarjit Chakraborty;Wei Tsang Ooi

  • Affiliations:
  • National University of Singapore;ETH Zürich;National University of Singapore;National University of Singapore

  • Venue:
  • RTSS '04 Proceedings of the 25th IEEE International Real-Time Systems Symposium
  • Year:
  • 2004

Quantified Score

Hi-index 0.00

Visualization

Abstract

Of late, there has been a considerable interest in generic and configurable System-on-Chip platforms specifically targeted towards implementing multimedia applications. A number of such platforms offer the possibility of including processor soft cores which are highly customizable. For voltage/frequency scaled processors, such customization includes the selection of appropriate voltage/frequency operating points which are tuned to the application set to be mapped onto the platform. In this context, we present an analytical framework that can guide a system designer in identifying the frequency ranges that should be supported by the different processors of a platform architecture. This framework can also be used to identify how such frequency ranges depend on the different parameters of the architecture (such as on-chip buffer sizes), and the performance impacts associated with selecting a particular frequency range. In the case of multimedia streaming applications, identifying such performance impacts and tradeoffs involved in customizing a platform architecture is especially difficult due to the bursty nature of on-chip traffic arising out of multimedia processing and the high variability in their execution requirements. The framework presented here is designed to precisely capture such characteristics and can be used in the design-space exploration of energy-aware platform architectures for multimedia processing.