Exploring the Design Space of Power-Aware Opto-Electronic Networked Systems

Authors:
Xuning Chen;Li-Shiuan Peh;Gu-Yeon Wei;Yue-Kai Huang;Paul Prucnal
Affiliations:
Princeton University, NJ;Princeton University, NJ;Harvard University, Cambridge, MA;Princeton University, NJ;Princeton University, NJ
Venue:
HPCA '05 Proceedings of the 11th International Symposium on High-Performance Computer Architecture
Year:
2005

Citing 0
Cited 9

Power Saving in Regular Interconnection Networks Built with High-Degree Switches

IPDPS '05 Proceedings of the 19th IEEE International Parallel and Distributed Processing Symposium (IPDPS'05) - Papers - Volume 01
Software-directed power-aware interconnection networks

Proceedings of the 2005 international conference on Compilers, architectures and synthesis for embedded systems
Leveraging Optical Technology in Future Bus-based Chip Multiprocessors

Proceedings of the 39th Annual IEEE/ACM International Symposium on Microarchitecture
Software-directed power-aware interconnection networks

ACM Transactions on Architecture and Code Optimization (TACO)
Performance adaptive power-aware reconfigurable optical interconnects for high-performance computing (HPC) systems

Proceedings of the 2007 ACM/IEEE conference on Supercomputing
Design of low-power short-distance opto-electronic transceiver front-ends with scalable supply voltages and frequencies

Proceedings of the 13th international symposium on Low power electronics and design
A variable frequency link for a power-aware network-on-chip (NoC)

Integration, the VLSI Journal
Dynamic power saving in fat-tree interconnection networks using on/off links

IPDPS'06 Proceedings of the 20th international conference on Parallel and distributed processing
Dynamic Reconfiguration of 3D Photonic Networks-on-Chip for Maximizing Performance and Improving Fault Tolerance

MICRO-45 Proceedings of the 2012 45th Annual IEEE/ACM International Symposium on Microarchitecture

Quantified Score

Hi-index	0.00

Visualization

Abstract

As microprocessors become increasingly interconnected, the power consumed by the interconnection network can no longer be ignored. Moreover, with demand for link bandwidth increasing, optical links are replacing electrical links in inter-chassis and inter-board environments. As a result, the power dissipation of optical links is becoming as critical as their speed. In this paper, we first explore options for building high speed opto-electronic links and discuss the power characteristics of different link components. Then, we propose circuit and network mechanisms that can realize power-aware optical links - links whose power consumption can be tuned dynamically in response to changes in network traffic. Finally, we incorporate power-control policies along with the power characterization of link circuitry into a detailed network simulator to evaluate the performance cost and power savings of building power-aware opto-electronic networked systems. Simulation results show that more than 75% savings in power consumption can be achieved with the proposed power-aware opto-electronic network.