Design of a Virtual Component Neutral Network-on-Chip Transaction Layer

Authors:
Philippe Martin
Affiliations:
Arteris S.A., France
Venue:
Proceedings of the conference on Design, Automation and Test in Europe - Volume 1
Year:
2005

Citing 0
Cited 3

An on-chip interconnect and protocol stack for multiple communication paradigms and programming models

CODES+ISSS '09 Proceedings of the 7th IEEE/ACM international conference on Hardware/software codesign and system synthesis
Wormhole cut-through switching: Flit-level messages interleaving for virtual-channelless network-on-chip

Microprocessors & Microsystems
Configurability in IP subystems: baseband examples

Proceedings of the Conference on Design, Automation and Test in Europe

Quantified Score

Hi-index	0.00

Visualization

Abstract

Research studies have demonstrated the feasibility and advantages of Network-on-Chip (NoC) over traditional bus-based architectures but have not focused on compatibility communication standards. This paper describes a number of issues faced when designing a VC-neutral NoC, i.e. compatible with standards such as AHB 2.0, AXI, VCI, OCP, and various other proprietary protocols, and how a layered approach to communication helps solve these issues.