Nano-Sim: A Step Wise Equivalent Conductance based Statistical Simulator for Nanotechnology Circuit Design

Authors:
Bharat Sukhwani;Uday Padmanabhan;Janet M. Wang
Affiliations:
University of Arizona, Tucson;University of Arizona, Tucson;University of Arizona, Tucson
Venue:
Proceedings of the conference on Design, Automation and Test in Europe - Volume 2
Year:
2005

Citing 7
Cited 0

An Algorithmic Introduction to Numerical Simulation of Stochastic Differential Equations

SIAM Review
Statistical estimation of leakage-induced power grid voltage drop considering within-die process variations

Proceedings of the 40th annual Design Automation Conference
SWEC: a Step Wise Equivalent Conductance timing simulator for CMOS VLSI circuits

EURO-DAC '91 Proceedings of the conference on European design automation
A stochastic approach To power grid analysis

Proceedings of the 41st annual Design Automation Conference
Circuit Simulation of Nanotechnology Devices with Non-monotonic I-V Characteristics

Proceedings of the 2003 IEEE/ACM international conference on Computer-aided design
Augmentation of SPICE for simulation of circuits containing resonant tunneling diodes

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Device and circuit simulation of quantum electronic devices

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Quantified Score

Hi-index	0.00

Visualization

Abstract

New nanotechnology based devices are replacing CMOS devices to overcome CMOS technology's scaling limitations. However, many such devices exhibit non-monotonic I-V characteristics and uncertain properties which lead to the negative differential resistance (NDR) problem and the chaotic performance. This paper proposes a new circuit simulation approach that can effectively simulate nanotechnology devices with uncertain input sources and negative differential resistance (NDR) problem. The experimental results show a 20-30 times speedup comparing with existing simulators.