TSUNAMI: An Integrated Timing-Driven Place And Route Research Platform

Authors:
Christophe Alexandre;Hugo Clement;Jean-Paul Chaput;Marek Sroka;Christian Masson;Remy Escassut
Affiliations:
University Paris VI, LIP6/ASIM laboratory;University Paris VI, LIP6/ASIM laboratory;University Paris VI, LIP6/ASIM laboratory;University Paris VI, LIP6/ASIM laboratory;University Paris VI, LIP6/ASIM laboratory/ Bull SA;Silvaco
Venue:
Proceedings of the conference on Design, Automation and Test in Europe - Volume 2
Year:
2005

Citing 2
Cited 2

Multilevel k-way hypergraph partitioning

Proceedings of the 36th annual ACM/IEEE Design Automation Conference
A novel net weighting algorithm for timing-driven placement

Proceedings of the 2002 IEEE/ACM international conference on Computer-aided design

Zephyr: a static timing analyzer integrated in a trans-hierarchical refinement design flow

PATMOS'06 Proceedings of the 16th international conference on Integrated Circuit and System Design: power and Timing Modeling, Optimization and Simulation
Exploring redundant arithmetics in computer-aided design of arithmetic datapaths

Integration, the VLSI Journal

Quantified Score

Hi-index	0.00

Visualization

Abstract

In this paper, we present an experimental integrated platform for the research, development and evaluation of new VLSI back-end algorithms and design flows. Interconnect scaling to nanometer processes presents many difficult challenges to CAD flows. Academic research on back-end mostly focuses on specific algorithmic issues separately. However one key issue to address also is the cooperation of multiple algorithmic tools. TSUNAMI, our platform, is based on an integrated C++ database around which all tools consistently interact and collaborate. Above this platform a fixed die standard cell timing-driven placement and global routing flow has been developed.