Parallel and Flexible Multiprocessor System-On-Chip for Adaptive Automotive Applications based on Xilinx MicroBlaze Soft-Cores

Authors:
Michael Hubner;Katarina Paulsson;Jurgen Becker
Affiliations:
Universitaet Karlsruhe (TH), Germany;Universitaet Karlsruhe (TH), Germany;Universitaet Karlsruhe (TH), Germany
Venue:
IPDPS '05 Proceedings of the 19th IEEE International Parallel and Distributed Processing Symposium (IPDPS'05) - Workshop 3 - Volume 04
Year:
2005

Citing 3
Cited 5

Core Communication Interface for FPGAs

Proceedings of the 15th symposium on Integrated circuits and systems design
Networks on Chip: A New Paradigm for Systems on Chip Design

Proceedings of the conference on Design, automation and test in Europe
Power Estimation and Power Measurement of Xilinx Virtex FPGAs: Trade-Offs and Limitations

SBCCI '03 Proceedings of the 16th symposium on Integrated circuits and systems design

A cooperative management scheme for power efficient implementations of real-time operating systems on soft processors

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
A coarse-grain reconfigurable architecture for multimedia applications supporting subword and floating-point calculations

Journal of Systems Architecture: the EUROMICRO Journal
Communication concept for adaptive intelligent run-time systems supporting distributed reconfigurable embedded systems

IPDPS'06 Proceedings of the 20th international conference on Parallel and distributed processing
A distributed object system approach for dynamic reconfiguration

IPDPS'06 Proceedings of the 20th international conference on Parallel and distributed processing
Reconfigurable multiprocessor systems: a review

International Journal of Reconfigurable Computing - Special issue on selected papers from ReconFig 2009 International conference on reconfigurable computing and FPGAs (ReconFig 2009)

Quantified Score

Hi-index	0.01

Visualization

Abstract

Xilinx Virtex FPGAs offer the possibility of dynamic and partial run-time reconfiguration. When designing a system that includes this feature it has to be made sure, that no signal lines cross the border to other reconfigurable regions. The complex modular design flow to generate partial bitstreams and the need of macros for physical interconnection of IP-Cores causes the necessity to investigate in alternatives. This paper describes the design and implementation of a software reconfigurable multiprocessor system, based on Xilinx MicroBlaze softcore processors. A real application in the automotive domain implemented on a Xilinx Virtex-II 3000 FPGA is used to present results.