A Low-Cost Realization of an Adaptable Protocol Processing Unit

Authors:
Maik Boden;Alex Gleich;Steffen Rulke;Ulrich Nageldinger
Affiliations:
Fraunhofer IIS / EAS Dresden, Germany;Fraunhofer IIS / EAS Dresden, Germany;Fraunhofer IIS / EAS Dresden, Germany;Infineon Technologies AG, Germany
Venue:
IPDPS '05 Proceedings of the 19th IEEE International Parallel and Distributed Processing Symposium (IPDPS'05) - Workshop 3 - Volume 04
Year:
2005

Citing 6
Cited 0

Challenges and opportunities in broadband and wireless communication designs

Proceedings of the 2000 IEEE/ACM international conference on Computer-aided design
A Parallel Dynamically Reconfigurable Architecture Designed for Flexible Application-Tailored Hardware/Software Systems in Future Mobile Communication

The Journal of Supercomputing
Partially Reconfigurable Cores for Xilinx Virtex

FPL '02 Proceedings of the Reconfigurable Computing Is Going Mainstream, 12th International Conference on Field-Programmable Logic and Applications
Reconfigurable Hardware in Wearable Computing Nodes

ISWC '02 Proceedings of the 6th IEEE International Symposium on Wearable Computers
An Application of Functional Decomposition in ROM-Based FSM Implementation in FPGA Devices

DSD '03 Proceedings of the Euromicro Symposium on Digital Systems Design
Cost-Efficient Implementation of Adaptive Finite State Machines

DSD '04 Proceedings of the Digital System Design, EUROMICRO Systems

Quantified Score

Hi-index	0.00

Visualization

Abstract

This paper concerns the realization of an adaptable Protocol Processing Unit (PPU) targeting reconfigurable SoCs in mobile communication applications. The PPU is based on our design technique for dense-coded programmable Finite State Machines. This approach reduces programming costs by combining memory-based function generators with reconfigurable logic. Furthermore, we added custom modules that implement application-specific logic and arithmetic operations to achieve proper results.