An Efficient Architecture for a Lifted 2D Biorthogonal DWT

Authors:
Mehboob Alam;Wael Badawy;Vassil Dimitrov;Graham Jullien
Affiliations:
ATIPS Laboratory, Department of Electrical and Computer Engineering, University of Calgary, Calgary, Canada T2N 1N4;ATIPS Laboratory, Department of Electrical and Computer Engineering, University of Calgary, Calgary, Canada T2N 1N4;ATIPS Laboratory, Department of Electrical and Computer Engineering, University of Calgary, Calgary, Canada T2N 1N4;ATIPS Laboratory, Department of Electrical and Computer Engineering, University of Calgary, Calgary, Canada T2N 1N4
Venue:
Journal of VLSI Signal Processing Systems
Year:
2005

Citing 6
Cited 1

A Theory for Multiresolution Signal Decomposition: The Wavelet Representation

IEEE Transactions on Pattern Analysis and Machine Intelligence
Efficient realizations of the discrete and continuous wavelettransforms: from single chip implementations to mappings on SIMD arraycomputers

IEEE Transactions on Signal Processing
Two fast architectures for the direct 2-D discrete wavelettransform

IEEE Transactions on Signal Processing
Design of an efficient VLSI architecture for 2-D discrete wavelet transforms

IEEE Transactions on Consumer Electronics
The JPEG2000 still image coding system: an overview

IEEE Transactions on Consumer Electronics
Reversible integer-to-integer wavelet transforms for image compression: performance evaluation and analysis

IEEE Transactions on Image Processing

Hierarchical fusion of multi-spectral face images for improved recognition performance

Information Fusion

Quantified Score

Hi-index	0.00

Visualization

Abstract

This paper presents a new algorithm for a 2D non-separable lifted bi-orthogonal wavelet transform. The algorithm is derived by factoring complementary pairs of wavelet transform 2D filters. The results are efficient architectures for real time signal processing, which do not require transpose memory for the 2D processing of data. The proposed architecture exploits in place implementation, inherit from the algorithm, and can take advantage of both vertical and horizontal parallelism in the direct implementation. The processing in our architecture is scheduled by carefully pipelining the lifted steps, which allows for up to four times faster processing than the direct implementation. The proposed architecture operates at high speed, consumes low power and has reduced computational complexity as compared to previously published filter and lifted based bi-orthogonal wavelet architectures.