Architecture and Application of PLATO, A Reconfigurable Active Network Platform

Authors:
Apostolos Dollas;Dionisios Pnevmatikatos;Nikolaos Aslanides;Stamatios Kavvadias;Euripides Sotiriades;Sotirios Zogopoulos;Kyprianos Papademetriou;Nikolaos Chrysos;Konstantinos Harteros;Emanouil Antonidakis;Nikolaos Petrakis
Affiliations:
Technical University of Crete;Technical University of Crete;Technical University of Crete;Technical University of Crete;Technical University of Crete;Technical University of Crete;Technical University of Crete;Institute of Computer Science (ICS) - FORTH;Institute of Computer Science (ICS) - FORTH;Technological and Educational Institute of Crete;Technological and Educational Institute of Crete
Venue:
FCCM '01 Proceedings of the the 9th Annual IEEE Symposium on Field-Programmable Custom Computing Machines
Year:
2001

Citing 0
Cited 5

Interface specification for reconfigurable components

Proceedings of the 2002 IEEE/ACM international conference on Computer-aided design
Rapid Prototyping of a Reusable 4x4 Active ATM Switch Core with the PCI Pamette

RSP '01 Proceedings of the 12th International Workshop on Rapid System Prototyping
A reconfigurable logic-based processor for the SCAN image and video encryption algorithm

International Journal of Parallel Programming - Special issue: Workshop on application specific processors (WASP)
An Analysis of the Cost Effectiveness of an Adaptable Computing Cluster

Cluster Computing
Design and performance evaluation of an adaptive FPGA for network applications

Microelectronics Journal

Quantified Score

Hi-index	0.00

Visualization

Abstract

A new, configurable architecture has been designed and built in order to serve as a platform for experimentation with active networks. This architecture, named PLATO, provides 4 physical bi-directional connections for ATM networks, large reconfigurable resources, 256 Mbytes SDRAM for buffer space, a PCI port, and auxiliary expansion ports. Several applications are presented for this platform, one of which has been prototyped on the PCI Pamette and on PLATO. Detailed simulations and experimental results show that, for some applications, a significant improvement can be obtained using this approach as compared to using conventional network architectures.