An Application-Specific Compiler for High-Speed Binary Image Morphology

Authors:
Scott Hemmert;Brad Hutchings;Anshul Malvi
Affiliations:
Brigham Young University;Brigham Young University;Brigham Young University
Venue:
FCCM '01 Proceedings of the the 9th Annual IEEE Symposium on Field-Programmable Custom Computing Machines
Year:
2001

Citing 0
Cited 3

GigaOp DSP on FPGA

Journal of VLSI Signal Processing Systems
Applications of adaptive computing systems for signal processing challenges

ASP-DAC '03 Proceedings of the 2003 Asia and South Pacific Design Automation Conference
Reconfigurable Computing: The Theory and Practice of FPGA-Based Computation

Reconfigurable Computing: The Theory and Practice of FPGA-Based Computation

Quantified Score

Hi-index	0.00

Visualization

Abstract

This paper discusses a two-level compilation scheme used for generating high-speed binary image morphology pipelines from a textual description of the algorithm. The first-level compiler generates a generic morphology machine which is customized for the specified set of instructions by the second-level compiler. Because the generic machine is reused, we are able to avoid long synthesis times and achieve compile times similar to software compile times, while still achieving a 10X speed-up over the software implementation.