A Parallelized Design for an Elliptic Curve Cryptosystem Coprocessor

Authors:
Fabio Sozzani;Guido Bertoni;Stefano Turcato;Luca Breveglieri
Affiliations:
STMicroelectronics;STMicroelectronics;Politecnico di Milano;Politecnico di Milano
Venue:
ITCC '05 Proceedings of the International Conference on Information Technology: Coding and Computing (ITCC'05) - Volume I - Volume 01
Year:
2005

Citing 0
Cited 6

High-speed hardware implementations of Elliptic Curve Cryptography: A survey

Journal of Systems Architecture: the EUROMICRO Journal
Multicore Curve-Based Cryptoprocessor with Reconfigurable Modular Arithmetic Logic Units over GF(2^n)

IEEE Transactions on Computers
High-performance public-key cryptoprocessor for wireless mobile applications

Mobile Networks and Applications
FPGA implementations of elliptic curve cryptography and Tate pairing over a binary field

Journal of Systems Architecture: the EUROMICRO Journal
Fast point multiplication on Koblitz curves: Parallelization method and implementations

Microprocessors & Microsystems
On parallelization of high-speed processors for elliptic curve cryptography

IEEE Transactions on Very Large Scale Integration (VLSI) Systems

Quantified Score

Hi-index	0.00

Visualization

Abstract

In many applications a software implementation of ECC (Elliptic Curve Cryptography) might be inappropriate due to performance requirements, therefore hardware implementations are needed. We present some results about a novel hardware implementation for ECC, that introduces also a form of parallelism to maximize the use of function units and hence to improve the throughput. Then we propose a comprehensive comparison of this new architecture with both some RSA architectures and other ECC implementations in ASIC VLSI technology.