A fault-tolerant message passing algorithm and its hardware implementation

Authors:
G. Ch. Sirakoulis;V. Raptis;I. Karafyllidis;Ph. Tsalides;A. Thanailakis
Affiliations:
Department of Electrical and Computer Engineering, Democritus University of Thrace, GR 671 00 Xanthi, Greece;Department of Electrical and Computer Engineering, Democritus University of Thrace, GR 671 00 Xanthi, Greece;Department of Electrical and Computer Engineering, Democritus University of Thrace, GR 671 00 Xanthi, Greece;Department of Electrical and Computer Engineering, Democritus University of Thrace, GR 671 00 Xanthi, Greece;Department of Electrical and Computer Engineering, Democritus University of Thrace, GR 671 00 Xanthi, Greece
Venue:
Advances in Engineering Software
Year:
2005

Citing 8
Cited 0

VLSI array processors

VLSI array processors
Self-stabilizing algorithms for synchronous unidirectional rings

Proceedings of the seventh annual ACM-SIAM symposium on Discrete algorithms
Self-stabilizing systems in spite of distributed control

Communications of the ACM
A methodology for VLSI implementation of cellular automata algorithms using VHDL

Advances in Engineering Software
VHDL for Logic Synthesis

VHDL for Logic Synthesis
Digital Systems Design with VHDL and Synthesis

Digital Systems Design with VHDL and Synthesis
ADVISE: Performance Evaluation of Parallel VHDL Simulation

SS '97 Proceedings of the 30th Annual Simulation Symposium (SS '97)
Self-stabilization over unreliable communication media

Distributed Computing - Special issue: Self-stabilization

Quantified Score

Hi-index	0.00

Visualization

Abstract

A message passing algorithm for processor arrays that can tolerate any number of faulty blocks, which form any shape, is presented. Each message is delivered to its destination, provided that the destination processor is not surrounded by faults. In this case the message is returned to its source processor. Only local knowledge of faults is demanded. The hardware implementation of this algorithm leads to a message passing coprocessor which is allocated at each processor of the array. No need for high silicon overhead is required for the implementation of the message passing coprocessor. This coprocessor executes only the fault tolerant message passing algorithm presented here. The usage of the proposed coprocessor improves the general processing efficiency, as well as, the performance reliability under faulty conditions.