A Practical Approach for Circuit Routing on Dynamic Reconfigurable Devices

Authors:
Ali Ahmadinia;Christophe Bobda;Ji Ding;Mateusz Majer;Jurgen Teich;Sandor P. Fekete;Jan C. van der Veen
Affiliations:
University of Erlangen-Nuremberg;University of Erlangen-Nuremberg;University of Erlangen-Nuremberg;University of Erlangen-Nuremberg;University of Erlangen-Nuremberg;Braunschweig University of Technology;Braunschweig University of Technology
Venue:
RSP '05 Proceedings of the 16th IEEE International Workshop on Rapid System Prototyping
Year:
2005

Citing 0
Cited 4

The Erlangen Slot Machine: A Dynamically Reconfigurable FPGA-based Computer

Journal of VLSI Signal Processing Systems
Flexible interconnection network for dynamically and partially reconfigurable architectures

International Journal of Reconfigurable Computing - Special issue on selected papers from spl 2009 programmable logic and applications
SCORES: a scalable and parametric streams-based communication architecture for modular reconfigurable systems

Proceedings of the Conference on Design, Automation and Test in Europe
Architecture and operating system support for two-dimensional runtime partial reconfiguration

The Journal of Supercomputing

Quantified Score

Hi-index	0.00

Visualization

Abstract

Management of communication by on-line routing in new FPGAs with a large amount of logic resources and partial reconfigurability is a new challenging problem. A Network-on-Chip (NoC) typically uses packet routing mechanism, which has often unsafe data transfers, and network interface overhead. In this paper, circuit routing for such dynamic NoCs is investigated, and a practical 1-dimensional network with an efficient routing algorithm is proposed and implemented. Also, this concept has been extended to the 2-dimensional case. The implementation results show the low area overhead and high performance of this network.