SCORES: a scalable and parametric streams-based communication architecture for modular reconfigurable systems

Authors:
Abelardo Jara-Berrocal;Ann Gordon-Ross
Affiliations:
University of Florida, Gainesville, FL;University of Florida, Gainesville, FL
Venue:
Proceedings of the Conference on Design, Automation and Test in Europe
Year:
2009

Citing 9
Cited 3

Route packets, not wires: on-chip inteconnection networks

Proceedings of the 38th annual Design Automation Conference
Networks on Chips: A New SoC Paradigm

Computer
Interconnection Networks Enable Fine-Grain Dynamic Multi-tasking on FPGAs

FPL '02 Proceedings of the Reconfigurable Computing Is Going Mainstream, 12th International Conference on Field-Programmable Logic and Applications
SoCIN: A Parametric and Scalable Network-on-Chip

SBCCI '03 Proceedings of the 16th symposium on Integrated circuits and systems design
RASoC: A Router Soft-Core for Networks-on-Chip

Proceedings of the conference on Design, automation and test in Europe - Volume 3
LiPaR: A light-weight parallel router for FPGA-based networks-on-chip

GLSVLSI '05 Proceedings of the 15th ACM Great Lakes symposium on VLSI
A Practical Approach for Circuit Routing on Dynamic Reconfigurable Devices

RSP '05 Proceedings of the 16th IEEE International Workshop on Rapid System Prototyping
Dynamic Interconnection of Reconfigurable Modules on Reconfigurable Devices

IEEE Design & Test
Run-time integration of reconfigurable video processing systems

IEEE Transactions on Very Large Scale Integration (VLSI) Systems

Bitstream relocation with local clock domains for partially reconfigurable FPGAs

Proceedings of the Conference on Design, Automation and Test in Europe
A portable, efficient inter-core communication scheme for embedded multicore platforms

Journal of Systems Architecture: the EUROMICRO Journal
Deployment of Run-Time Reconfigurable Hardware Coprocessors Into Compute-Intensive Embedded Applications

Journal of Signal Processing Systems

Quantified Score

Hi-index	0.00

Visualization

Abstract

Parallel architectures have become an increasingly popular method in which to achieve high performance with low power consumption. In order to leverage these benefits, applications are decomposed into multiple computational modules (tasks) that collectively operate and communicate in parallel. In this paper, we present a scalable and highly parametric streams-based communication architecture for inter-module communication for FPGA-based systems - SCORES. This communication architecture improves on previous methods by providing increased application specialization and heterogeneous module clock frequencies, as well as providing a means for low latency communication and data throughput guarantees.