Configurable Processors: A New Era in Chip Design

Authors:
Steve Leibson;James Kim
Affiliations:
Tensilica;Tensilica
Venue:
Computer
Year:
2005

Citing 0
Cited 10

Overview of the MPSoC design challenge

Proceedings of the 43rd annual Design Automation Conference
A dynamically adaptive DSP for heterogeneous reconfigurable platforms

Proceedings of the conference on Design, automation and test in Europe
A dynamically adaptive DSP for heterogeneous reconfigurable platforms

Proceedings of the conference on Design, automation and test in Europe
Multi-Processor SoC-Based Design Methodologies Using Configurable and Extensible Processors

Journal of Signal Processing Systems
Embedding Intelligence into EDA Tools

Proceedings of the 2006 conference on Integrated Intelligent Systems for Engineering Design
Using a configurable processor generator for computer architecture prototyping

Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture
What is a configurable, extensible processor?

ACM SIGDA Newsletter
What is a configurable, extensible processor?

ACM SIGDA Newsletter
Hardware/Software Co-reconfigurable Instruction Decoder for Adaptive Multi-core DSP Architectures

Journal of Signal Processing Systems
Architecture, performance modeling and VLSI implementation methodologies for ASIC vector processors: A case study in telephony workloads

Microprocessors & Microsystems

Quantified Score

Hi-index	4.10

Visualization

Abstract

System-on-chip designers can use configurable processors to leverage the benefits of nanometer silicon lithography with relatively little manual effort. These processors can achieve much higher performance than processors with conventional fixed-instruction-set architectures through the addition of custom-tailored execution units, registers, and register files as well as specialized communication interface ports.