Reconfigurable Signal Processing in Wireless Terminals
DATE '03 Proceedings of the conference on Design, Automation and Test in Europe: Designers' Forum - Volume 2
Chip-interleaved block-spread CDMA versus DS-CDMA for cellular downlink: a comparative study
IEEE Transactions on Wireless Communications
IEEE Communications Magazine
A programmable architecture for OFDM-CDMA
IEEE Communications Magazine
Frequency domain equalization for single-carrier broadband wireless systems
IEEE Communications Magazine
A tutorial on multiple access technologies for beyond 3G mobile networks
IEEE Communications Magazine
The software radio architecture
IEEE Communications Magazine
A software radio architecture for linear multiuser detection
IEEE Journal on Selected Areas in Communications
Efficient resource sharing architecture for multistandard communication system
VLSI Design - Special issue on CAD for Gigascale SoC Design and Verification Solutions
| Hi-index | 0.00 |
This paper proposes a broadband wireless transceiver which can be reconfigured to any type of cyclic-prefix (CP) -based communication systems, including orthogonal frequency-division multiplexing (OFDM), single-carrier cyclic-prefix (SCCP) system, multicarrier (MC) code-division multiple access (MC-CDMA), MC direct-sequence CDMA (MC-DS-CDMA), CP-based CDMA (CP-CDMA), and CP-based direct-sequence CDMA (CP-DS-CDMA). A hardware platform is proposed and the reusable common blocks in such a transceiver are identified. The emphasis is on the equalizer design for mobile receivers. It is found that after block despreading operation, MC-DS-CDMA and CP-DS-CDMA have the same equalization blocks as OFDM and SCCP systems, respectively, therefore hardware and software sharing is possible for these systems. An attempt has also been made to map the functional reconfigurable transceiver onto the proposed hardware platform. The different functional entities which will be required to perform the reconfiguration and realize the transceiver are explained.