An Image Processor for Digital Film

Authors:
Amilcar do Carmo Lucas;Rolf Ernst
Affiliations:
Institute of Computer and Communication Network Engineering Technical University Braunschweig, Germany;Institute of Computer and Communication Network Engineering Technical University Braunschweig, Germany
Venue:
ASAP '05 Proceedings of the 2005 IEEE International Conference on Application-Specific Systems, Architecture Processors
Year:
2005

Citing 0
Cited 6

A reconfigurable HW/SW platform for computation intensive high-resolution real-time digital film applications

Proceedings of the conference on Design, automation and test in Europe: Proceedings
FlexWAFE - a high-end real-time stream processing library for FPGAs

Proceedings of the 44th annual Design Automation Conference
A high-end real-time digital film processing reconfigurable platform

EURASIP Journal on Embedded Systems
Application development with the FlexWAFE real-time stream processing architecture for FPGAs

ACM Transactions on Embedded Computing Systems (TECS)
Efficient Mapping of Multiresolution Image Filtering Algorithms on Graphics Processors

SAMOS '09 Proceedings of the 9th International Workshop on Embedded Computer Systems: Architectures, Modeling, and Simulation
A platform for high level synthesis of memory-intensive image processing algorithms

Proceedings of the 19th ACM/SIGDA international symposium on Field programmable gate arrays

Quantified Score

Hi-index	0.00

Visualization

Abstract

This paper presents an FPGA based hardware architecture, named FlexWAFE, for high resolution, high troughput real-time digital film processing. Complex algorithms require several hundred arithmetic operations per pixel which is beyond the scope of current DSP processors. To simplify programming and yet achieve high clock rates, the architecture combines component configuration with weak programmability. It alleviates the memory bottleneck by an efficient use ofinternal memory blocks and a multi-stream SDRAM memory scheduler with tightly bounded latency. Several examples of a Discrete Wavelet Transform and a complex noise reducer demonstrate the architecture efficiency.