Application development with the FlexWAFE real-time stream processing architecture for FPGAs

Authors:
Amilcar Do Carmo Lucas;Henning Sahlbach;Sean Whitty;Sven Heithecker;Rolf Ernst
Affiliations:
Technical University of Braunschweig, Germany;Technical University of Braunschweig, Germany;Technical University of Braunschweig, Germany;Technical University of Braunschweig, Germany;Technical University of Braunschweig, Germany
Venue:
ACM Transactions on Embedded Computing Systems (TECS)
Year:
2009

Citing 14
Cited 3

Memory access scheduling

Proceedings of the 27th annual international symposium on Computer architecture
Viper: A Multiprocessor SOC for Advanced Set-Top Box and Digital TV Systems

IEEE Design & Test
VIP: An FPGA-based Processor for Image Processing and Neural Networks

MICRONEURO '96 Proceedings of the 5th International Conference on Microelectronics for Neural Networks and Fuzzy Systems
High-Level Language Abstraction for Reconfigurable Computing

Computer
Evaluating the Imagine Stream Architecture

Proceedings of the 31st annual international symposium on Computer architecture
Traffic shaping for an FPGA based SDRAM controller with complex QoS requirements

Proceedings of the 42nd annual Design Automation Conference
An Image Processor for Digital Film

ASAP '05 Proceedings of the 2005 IEEE International Conference on Application-Specific Systems, Architecture Processors
A reconfigurable HW/SW platform for computation intensive high-resolution real-time digital film applications

Proceedings of the conference on Design, automation and test in Europe: Proceedings
Introduction to the cell multiprocessor

IBM Journal of Research and Development - POWER5 and packaging
Interactive presentation: An FPGA design flow for reconfigurable network-based multi-processor systems on chip

Proceedings of the conference on Design, automation and test in Europe
FlexWAFE - a high-end real-time stream processing library for FPGAs

Proceedings of the 44th annual Design Automation Conference
A high-end real-time digital film processing reconfigurable platform

EURASIP Journal on Embedded Systems
Synthesizing synchronous elastic flow networks

Proceedings of the conference on Design, automation and test in Europe
An efficient quality-aware memory controller for multimedia platform SoC

IEEE Transactions on Circuits and Systems for Video Technology

Back Suction: Service Guarantees for Latency-Sensitive On-chip Networks

NOCS '10 Proceedings of the 2010 Fourth ACM/IEEE International Symposium on Networks-on-Chip
Mapping of a film grain removal algorithm to a heterogeneous reconfigurable architecture

Proceedings of the Conference on Design, Automation and Test in Europe
A high-performance dense block matching solution for automotive 6D-vision

DATE '12 Proceedings of the Conference on Design, Automation and Test in Europe

Quantified Score

Hi-index	0.00

Visualization

Abstract

The challenges posed by complex real-time digital image processing at high resolutions cannot be met by current state-of-the-art general-purpose or DSP processors, due to the lack of processing power. On the other hand, large arrays of FPGA-based accelerators are too inefficient to cover the needs of cost sensitive professional markets. We present a new architecture composed of a network of configurable flexible weakly programmable processing elements, Flexible Weakly programmable Advanced Film Engine (FlexWAFE). This architecture delivers both programmability and high efficiency when implemented on an FPGA basis. We demonstrate these claims using a professional next-generation noise reducer with more than 170G image operations/s at 80% FPGA area utilization on four Virtex II-Pro FPGAs. This article will focus on the FlexWAFE architecture principle and implementation on a PCI-Express board.