Interactive presentation: An FPGA design flow for reconfigurable network-based multi-processor systems on chip

Authors:
Akash Kumar;Andreas Hansson;Jos Huisken;Henk Corporaal
Affiliations:
Eindhoven University of Technology, Eindhoven, The Netherlands;Eindhoven University of Technology, Eindhoven, The Netherlands;Silicon Hive, Eindhoven, The Netherlands;Eindhoven University of Technology, Eindhoven, The Netherlands
Venue:
Proceedings of the conference on Design, automation and test in Europe
Year:
2007

Citing 12
Cited 13

Addressing the system-on-a-chip interconnect woes through communication-based design

Proceedings of the 38th annual Design Automation Conference
Route packets, not wires: on-chip inteconnection networks

Proceedings of the 38th annual Design Automation Conference
Networks on Chips: A New SoC Paradigm

Computer
Xtensa: A Configurable and Extensible Processor

IEEE Micro
Flexible architectures for engineering successful SOCs

Proceedings of the 41st annual Design Automation Conference
A Complete Network-On-Chip Emulation Framework

Proceedings of the conference on Design, Automation and Test in Europe - Volume 1
A Design Flow for Application-Specific Networks on Chip with Guaranteed Performance to Accelerate SOC Design and Verification

Proceedings of the conference on Design, Automation and Test in Europe - Volume 2
HERMES: an infrastructure for low area overhead packet-switching networks on chip

Integration, the VLSI Journal - Special issue: Networks on chip and reconfigurable fabrics
A unified approach to constrained mapping and routing on network-on-chip architectures

CODES+ISSS '05 Proceedings of the 3rd IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis
Æthereal Network on Chip: Concepts, Architectures, and Implementations

IEEE Design & Test
Application specific NoC design

Proceedings of the conference on Design, automation and test in Europe: Proceedings
Overview of the MPSoC design challenge

Proceedings of the 43rd annual Design Automation Conference

Trade-offs in the Configuration of a Network on Chip for Multiple Use-Cases

NOCS '07 Proceedings of the First International Symposium on Networks-on-Chip
Multiprocessor systems synthesis for multiple use-cases of multiple applications on FPGA

ACM Transactions on Design Automation of Electronic Systems (TODAES)
CoMPSoC: A template for composable and predictable multi-processor system on chips

ACM Transactions on Design Automation of Electronic Systems (TODAES)
Reconfigurable NoC design flow for multiple applications run-time mapping on FPGA devices

Proceedings of the 19th ACM Great Lakes symposium on VLSI
Application development with the FlexWAFE real-time stream processing architecture for FPGAs

ACM Transactions on Embedded Computing Systems (TECS)
A platform-based design framework for joint SW/HW multiprocessor systems design

Journal of Systems Architecture: the EUROMICRO Journal
Predicting the performance of application-specific NoCs implemented on FPGAs

Proceedings of the 18th annual ACM/SIGDA international symposium on Field programmable gate arrays
CA-MPSoC: An automated design flow for predictable multi-processor architectures for multiple applications

Journal of Systems Architecture: the EUROMICRO Journal
Mapping of a film grain removal algorithm to a heterogeneous reconfigurable architecture

Proceedings of the Conference on Design, Automation and Test in Europe
State observer controller design for packets flow control in networks-on-chip

The Journal of Supercomputing
Multi-objective topology synthesis and FPGA prototyping framework of application specific network-on-chip

Proceedings of the 21st edition of the great lakes symposium on Great lakes symposium on VLSI
A multi-level design methodology of multistage interconnection network for MPSOCs

International Journal of Computer Applications in Technology
Auto-design systematic methodology of cluster MPSoC for multiple concurrent applications

International Journal of Computer Applications in Technology

Quantified Score

Hi-index	0.00

Visualization

Abstract

Multi-Processor System on Chip (MPSoC) platforms are becoming increasingly more heterogeneous and are shifting towards a more communication-centric methodology. Networks on Chip (NoC) have emerged as the design paradigm for scalable on-chip communication architectures. As the system complexity grows, the problem emerges as how to design and instantiate such a NoC-based MPSoC platform in a systematic and automated way. In this paper we present an integrated flow to automatically generate a highly configurable NoC-based MPSoC for FPGA instantiation. The system specification is done on a high level of abstraction, relieving the designer of error-prone and time consuming work. The flow uses the state-of-the-art Æthereal NoC, and Silicon Hive processing cores, both configurable at design- and run-time. We use this flow to generate a range of sample designs whose functionality has been verified on a Celoxica RC300E development board. The board, equipped with a Xilinx Virtex II 6000, also offers a huge number of peripherals, and we show how their insertion is automated in the design for easy debugging and prototyping.