A multi-level design methodology of multistage interconnection network for MPSOCs

  • Authors:
  • Yassine Aydi;Mouna Baklouti;Mohamed Abid;Jean-Luc Dekeyser

  • Affiliations:
  • CES Laboratory, National Engineering School of Sfax, University of Sfax, BP 1173, Sfax 3038, Tunisia.;CES Laboratory, National Engineering School of Sfax, University of Sfax, BP 1173, Sfax 3038, Tunisia/ LIFL and INRIA-Futurs, University of Lille, F-59044 Villeneuve d'/ascq, France.;CES Laboratory, National Engineering School of Sfax, University of Sfax, BP 1173, Sfax 3038, Tunisia.;LIFL and INRIA-Futurs, University of Lille, F-59044 Villeneuve d'/ascq, France

  • Venue:
  • International Journal of Computer Applications in Technology
  • Year:
  • 2011

Quantified Score

Hi-index 0.00

Visualization

Abstract

In this paper, we propose a design methodology of Multistage Interconnection Networks (MINs) for multiprocessor system on chip. The framework covers the design step from algorithm level to RTL. We first develop a functional formalisation of MIN-based on-chip network at a high level of abstraction. The specification and the validation of the model have been defined in the logic of ACL2 proving system. The main objective in this step is to provide a formal description of the network that integrates architectural parameters, which have a huge impact on design costs. After validating the functional model, step 2 consists in the design and the implementation of the Delta multistage NoC dedicated to multiprocessor architectures on reconfigurable platforms FPGA. In the last step, we propose an evaluation methodology based on performance and cost metrics to evaluate different topologies of dynamic network through applications with different numbers of cores. We also show in the proposed framework that MIN will become future general-purpose communication architecture for MPSOCs.