Embedded Multiprocessors: Scheduling and Synchronization
Embedded Multiprocessors: Scheduling and Synchronization
Viper: A Multiprocessor SOC for Advanced Set-Top Box and Digital TV Systems
IEEE Design & Test
The future of multiprocessor systems-on-chips
Proceedings of the 41st annual Design Automation Conference
A methodology for mapping multiple use-cases onto networks on chips
Proceedings of the conference on Design, automation and test in Europe: Proceedings
ACSD '06 Proceedings of the Sixth International Conference on Application of Concurrency to System Design
Multi-processor system design with ESPAM
CODES+ISSS '06 Proceedings of the 4th international conference on Hardware/software codesign and system synthesis
Proceedings of the conference on Design, automation and test in Europe
Coloured Petri Nets and CPN Tools for modelling and validation of concurrent systems
International Journal on Software Tools for Technology Transfer (STTT)
Proceedings of the 44th annual Design Automation Conference
Multiprocessor systems synthesis for multiple use-cases of multiple applications on FPGA
ACM Transactions on Design Automation of Electronic Systems (TODAES)
Proceedings of the 2009 Asia and South Pacific Design Automation Conference
A PN-based approach to the high-level synthesis of digital systems
Integration, the VLSI Journal
Iterative probabilistic performance prediction for multi-application multiprocessor systems
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Scenario-oriented design for single-chip heterogeneous multiprocessors
IEEE Transactions on Very Large Scale Integration (VLSI) Systems
A multi-level design methodology of multistage interconnection network for MPSOCs
International Journal of Computer Applications in Technology
IEEE Transactions on Systems, Man, and Cybernetics, Part C: Applications and Reviews
An efficient energy and schedule length model for multiprocessor computers
International Journal of Computer Applications in Technology
Hi-index | 0.00 |
This paper discusses the design methodology of cluster MPSoC for multiple applications. Firstly, a hybrid cluster MPSoC architecture is introduced. Then models for multiple applications are presented in a hierarchical CTPN system. Moreover, an auto-design approach is proposed to generate the merged MPSoC of minimal resources, which integrate the Xilinx tools automatically with short design and synthesis time. The experimental results illuminate that our design methodology is effective and convenient for fast MPSoC design.