Novel Low-Overhead Operand Isolation Techniques for Low-Power Datapath Synthesis

Authors:
N. Banerjee;A. Raychowdhury;S. Bhunia;H. Mahmoodi;K. Roy
Affiliations:
School of Electrical and Computer Engineering, Purdue University, West Lafayette, IN;School of Electrical and Computer Engineering, Purdue University, West Lafayette, IN;School of Electrical and Computer Engineering, Purdue University, West Lafayette, IN;School of Electrical and Computer Engineering, Purdue University, West Lafayette, IN;School of Electrical and Computer Engineering, Purdue University, West Lafayette, IN
Venue:
ICCD '05 Proceedings of the 2005 International Conference on Computer Design
Year:
2005

Citing 7
Cited 2

Precomputation-based sequential logic optimization for low power

ICCAD '94 Proceedings of the 1994 IEEE/ACM international conference on Computer-aided design
Overview of the power minimization techniques employed in the IBM PowerPC 4xx embedded controllers

ISLPED '95 Proceedings of the 1995 international symposium on Low power design
Automating RT-level operand isolation to minimize power consumption in datapaths

DATE '00 Proceedings of the conference on Design, automation and test in Europe
First Level Hold: A Novel Low-Overhead Delay Fault Testing Technique

DFT '04 Proceedings of the Defect and Fault Tolerance in VLSI Systems, 19th IEEE International Symposium
A Novel Low-Power Scan Design Technique Using Supply Gating

ICCD '04 Proceedings of the IEEE International Conference on Computer Design
Guarded evaluation: pushing power management to logic synthesis/design

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Models and algorithms for bounds on leakage in CMOS circuits

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Automatic ADL-based operand isolation for embedded processors

Proceedings of the conference on Design, automation and test in Europe: Proceedings
Serializing the data bus of the Sun OpenSPARC T1 microprocessor datapath for reduced power consumption

Proceedings of the International Conference and Workshop on Emerging Trends in Technology

Quantified Score

Hi-index	0.00

Visualization

Abstract

Abstract: Power consumption in datapath modules due to redundant switching is an important design concern for high-performance applications. Operand isolation schemes are adopted to reduce redundant switching in datapaths. However, they incur considerable overhead in terms of delay, power, and area. This paper presents novel operand isolation techniques based on supply gating that reduce the overheads associated with isolating circuitry. The proposed schemes also target leakage minimization and application of operand isolation at the internal logic of datapath to further reduce power consumption. We integrate the proposed techniques and power/delay models to develop a complete flow for low-power datapath synthesis. Simulation results show that the proposed operand isolation techniques can achieve at least 40% reduction in power consumption compared to the original circuit with minimal area overhead (5%) and small delay penalty (0.15%).