A Self Checking Reed Solomon Encoder: Design and Analysis

Authors:
G. C. Cardarilli;S. Pontarelli;M. Re;A. Salsano
Affiliations:
University of Rome;University of Rome;University of Rome;University of Rome
Venue:
DFT '05 Proceedings of the 20th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems
Year:
2005

Citing 0
Cited 3

Concurrent error detection in Reed-Solomon encoders and decoders

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
A Lightweight Concurrent Fault Detection Scheme for the AES S-Boxes Using Normal Basis

CHES '08 Proceeding sof the 10th international workshop on Cryptographic Hardware and Embedded Systems
Fault Detection Structures of the S-boxes and the Inverse S-boxes for the Advanced Encryption Standard

Journal of Electronic Testing: Theory and Applications

Quantified Score

Hi-index	0.00

Visualization

Abstract

Reed Solomon codes are widely used to identify and correct data errors in transmission and storage systems. Due to the vital importance of these blocks, a very important research topic is the study of the effects of faults on their behavior. The presented architecture exploits some properties of the arithmetic operations on GF(2n) Galois Field, related to the parity of the binary representation of the elements of the field. The encoder has been mapped on an SRAM based FPGA, the self-checking property has been analyzed using a SEU fault model and the performances in terms of area and delay overhead are presented.