Control Path Implementation for a Low-Latency Optical HPC Switch

Authors:
Cyriel Minkenberg;Francois Abel;Peter Muller;Raj Krishnamurthy;Mitchell Gusat;B. Roe Hemenway
Affiliations:
IBM Research GmbH.;IBM Research GmbH.;IBM Research GmbH.;IBM Research GmbH.;IBM Research GmbH.;Corning Incorporated
Venue:
HOTI '05 Proceedings of the 13th Symposium on High Performance Interconnects
Year:
2005

Citing 0
Cited 5

Viable opto-electronic HPC interconnect fabrics

SC '05 Proceedings of the 2005 ACM/IEEE conference on Supercomputing
Designing a Crossbar Scheduler for HPC Applications

IEEE Micro
Performance of a speculative transmission scheme for scheduling-latency reduction

IEEE/ACM Transactions on Networking (TON)
Design and performance of speculative flow control for high-radix datacenter interconnect switches

Journal of Parallel and Distributed Computing
Obtaining the optimal configuration of high-radix Combined switches

Journal of Parallel and Distributed Computing

Quantified Score

Hi-index	0.00

Visualization

Abstract

Memory systems for conventional large-scale computers provide only limited bytes/s of data bandwidth when compared to their flop/s of instruction execution rate. The resulting bottleneck limits the bytes/flop that a processor may access from the full ...