Design of Low-power Baseband-processor for RFID Tag

Authors:
He Yan;Hu jianyun;Li Qiang;Min Hao
Affiliations:
Fudan University, China;Fudan University, China;Fudan University, China;Fudan University, China
Venue:
SAINT-W '06 Proceedings of the International Symposium on Applications on Internet Workshops
Year:
2006

Citing 0
Cited 3

A passive RFID tag IC development platform

ASID'09 Proceedings of the 3rd international conference on Anti-Counterfeiting, security, and identification in communication
Improved pervasive sensing with RFID: an ultra-low power baseband processor for UHF tags

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
On using instruction-set extensions for minimizing the hardware-implementation costs of symmetric-key algorithms on a low-resource microcontroller

RFIDSec'12 Proceedings of the 8th international conference on Radio Frequency Identification: security and privacy issues

Quantified Score

Hi-index	0.00

Visualization

Abstract

This paper analyzes the power consumption of an RFID tag and presents a new architecture of a low-power baseband-processor for this special passive tag. The tag consists of a power reception system, an emitter/receiver analog module, an EEPROM and a low-power basebandprocessor, compatible with the newest EPCTM C1G2 UHF RFID Protocol. Meanwhile some novel and advanced lowpower technologies are adopted for the special low-power baseband-processor, which not only implements the anticollision schemes and authorization scheme, but also executes read/write operation to EEPROM. The chip was designed and fabricated using 0.35 ìm 3 metal layers CMOS technology successfully.