Statistical Estimation of Correlated Leakage Power Variation and Its Application to Leakage-Aware Design

Authors:
Maryam Ashouei;Abhijit Chatterjee;Adit D. Singh;Vivek De;T. M. Mak
Affiliations:
Georgia Institute of Technology;Georgia Institute of Technology;Auburn University;Intel Corporation;Intel Corporation
Venue:
VLSID '06 Proceedings of the 19th International Conference on VLSI Design held jointly with 5th International Conference on Embedded Systems Design
Year:
2006

Citing 0
Cited 2

Impact of process variations on multicore performance symmetry

Proceedings of the conference on Design, automation and test in Europe
Accurate PTV, state, and ABB aware RTL blackbox modeling of subthreshold, gate, and PN-Junction leakage

PATMOS'06 Proceedings of the 16th international conference on Integrated Circuit and System Design: power and Timing Modeling, Optimization and Simulation

Quantified Score

Hi-index	0.00

Visualization

Abstract

Process parameter variations cause large changes in the delay and the leakage power consumption of scaled nanometer CMOS circuits. It has been shown that the layout of a circuit can significantly affect the variation in leakage power by controlling the effect of spatially correlated across- die process variations. In this paper, a method, which efficiently estimates the distribution of leakage power variation caused by correlated process variations, is proposed. The accuracy of the method was validated by comparing the estimated leakage power distribution with Monte Carlo simulation results on ISCAS benchmark circuits. Furthermore, it is shown how the method can be used as a guideline to determine the best possible layout of a circuit.