Impact of process variations on multicore performance symmetry

Authors:
Eric Humenay;David Tarjan;Kevin Skadron
Affiliations:
University of Virginia, Charlottesville, VA;University of Virginia, Charlottesville, VA;University of Virginia, Charlottesville, VA
Venue:
Proceedings of the conference on Design, automation and test in Europe
Year:
2007

Citing 11
Cited 36

Environment for PowerPC Microarchitecture Exploration

IEEE Micro
State-Preserving vs. Non-State-Preserving Leakage Control in Caches

Proceedings of the conference on Design, automation and test in Europe - Volume 1
A probabilistic framework to estimate full-chips subthreshold leakage power distribution considering within-die and die-to-die P-T-V variations

Proceedings of the 2004 international symposium on Low power electronics and design
New methodology for early-stage, microarchitecture-level power-performance analysis of microprocessors

IBM Journal of Research and Development
Systematic Analysis of Energy and Delay Impact of Very Deep Submicron Process Variability Effects in Embedded SRAM Modules

Proceedings of the conference on Design, Automation and Test in Europe - Volume 2
Variability and energy awareness: a microarchitecture-level perspective

Proceedings of the 42nd annual Design Automation Conference
Mapping statistical process variations toward circuit performance variability: an analytical modeling approach

Proceedings of the 42nd annual Design Automation Conference
Variation-tolerant circuits: circuit solutions and techniques

Proceedings of the 42nd annual Design Automation Conference
The Impact of Performance Asymmetry in Emerging Multicore Architectures

Proceedings of the 32nd annual international symposium on Computer Architecture
Statistical Estimation of Correlated Leakage Power Variation and Its Application to Leakage-Aware Design

VLSID '06 Proceedings of the 19th International Conference on VLSI Design held jointly with 5th International Conference on Embedded Systems Design
Hotspot: acompact thermal modeling methodology for early-stage VLSI design

IEEE Transactions on Very Large Scale Integration (VLSI) Systems

Power management of variation aware chip multiprocessors

Proceedings of the 18th ACM Great Lakes symposium on VLSI
Variation-Aware Application Scheduling and Power Management for Chip Multiprocessors

ISCA '08 Proceedings of the 35th Annual International Symposium on Computer Architecture
Characterizing chip-multiprocessor variability-tolerance

Proceedings of the 45th annual Design Automation Conference
Process variation tolerant pipeline design through a placement-aware multiple voltage island design style

Proceedings of the conference on Design, automation and test in Europe
Adapting Application Mapping to Systematic Within-Die Process Variations on Chip Multiprocessors

HiPEAC '09 Proceedings of the 4th International Conference on High Performance Embedded Architectures and Compilers
Accomodating Diversity in CMPs with Heterogeneous Frequencies

HiPEAC '09 Proceedings of the 4th International Conference on High Performance Embedded Architectures and Compilers
Facelift: Hiding and slowing down aging in multicores

Proceedings of the 41st annual IEEE/ACM International Symposium on Microarchitecture
EVAL: Utilizing processors with variation-induced timing errors

Proceedings of the 41st annual IEEE/ACM International Symposium on Microarchitecture
HASS: a scheduler for heterogeneous multicore systems

ACM SIGOPS Operating Systems Review
Optimizing total power of many-core processors considering voltage scaling limit and process variations

Proceedings of the 14th ACM/IEEE international symposium on Low power electronics and design
Optimizing throughput of power- and thermal-constrained multicore processors using DVFS and per-core power-gating

Proceedings of the 46th Annual Design Automation Conference
Mitigating the impact of variability on chip-multiprocessor power and performance

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Simultaneous PVT-tolerant voltage-island formation and core placement for thousand-core platforms

SOC'09 Proceedings of the 11th international conference on System-on-chip
Energy optimization for many-core platforms: communication and PVT aware voltage-Island formation and voltage selection algorithm

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Improving the Performance of GALS-Based NoCs in the Presence of Process Variation

NOCS '10 Proceedings of the 2010 Fourth ACM/IEEE International Symposium on Networks-on-Chip
Scalable thread scheduling and global power management for heterogeneous many-core architectures

Proceedings of the 19th international conference on Parallel architectures and compilation techniques
Performance-asymmetry-aware scheduling for Chip Multiprocessors with static core coupling

Journal of Systems Architecture: the EUROMICRO Journal
Effectiveness of adaptive supply voltage and body bias as post-silicon variability compensation techniques for full-swing and low-swing on-chip communication channels

Proceedings of the Conference on Design, Automation and Test in Europe
CPM in CMPs: Coordinated Power Management in Chip-Multiprocessors

Proceedings of the 2010 ACM/IEEE International Conference for High Performance Computing, Networking, Storage and Analysis
Analyzing impact of multiple ABB and AVS domains on throughput of power and thermal-constrained multi-core processors

Proceedings of the 2010 Asia and South Pacific Design Automation Conference
Exploring the effects of on-chip thermal variation on high-performance multicore architectures

ACM Transactions on Architecture and Code Optimization (TACO)
Parallelization libraries: Characterizing and reducing overheads

ACM Transactions on Architecture and Code Optimization (TACO)
Characterizing the impact of process variation on 45 nm NoC-based CMPs

Journal of Parallel and Distributed Computing
Process variation-aware routing in NoC based multicores

Proceedings of the 48th Design Automation Conference
A system level approach to multi-core thermal sensors calibration

PATMOS'11 Proceedings of the 21st international conference on Integrated circuit and system design: power and timing modeling, optimization, and simulation
Power efficient rate monotonic scheduling for multi-core systems

Journal of Parallel and Distributed Computing
Variable-size mosaics: A process-variation aware technique to increase the performance of tile-based, massive multi-core processors

Computers and Electrical Engineering
OpenMP parallelization of a mickens time-integration scheme for a mixed-culture biofilm model and its performance on multi-core and multi-processor computers

HPCS'09 Proceedings of the 23rd international conference on High Performance Computing Systems and Applications
A multilevel fault model for integrated parallel fault-tolerant systems

Concurrency and Computation: Practice & Experience
ViPZonE: OS-level memory variability-driven physical address zoning for energy savings

Proceedings of the eighth IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis
Performance enhancement under power constraints using heterogeneous CMOS-TFET multicores

Proceedings of the eighth IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis
Design of energy-efficient, adaptable throughput systems at near/sub-threshold voltage

ACM Transactions on Design Automation of Electronic Systems (TODAES) - Special section on adaptive power management for energy and temperature-aware computing systems
Exploiting process variability in voltage/frequency control

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Sliding-mode control to compensate PVT variations in dual core systems

DATE '12 Proceedings of the Conference on Design, Automation and Test in Europe
Cost-effective lifetime and yield optimization for NoC-based MPSoCs

ACM Transactions on Design Automation of Electronic Systems (TODAES)
OpenMP and MPI application energy measurement variation

E2SC '13 Proceedings of the 1st International Workshop on Energy Efficient Supercomputing

Quantified Score

Hi-index	0.00

Visualization

Abstract

Multi-core architectures introduce a new granularity at which process variations may occur, yielding asymmetry among cores that were designed---and that software expects---to be symmetric in performance. The chief source of this phenomenon are highly correlated, "systematic" within-die variations such as optical imperfections yielding variations across the exposure field. Per-core voltages can be used to bring all cores to the same performance level, but this compensation strategy also affects power, chiefly due to leakage power. Boosting a core's frequency may therefore boost its leakage sufficiently to engage thermal throttling. This sets up a tradeoff between static performance asymmetry due to frequency variation versus dynamic performance asymmetry due to thermal throttling. This paper explores the potential magnitude of these effects.