Energy optimization for many-core platforms: communication and PVT aware voltage-Island formation and voltage selection algorithm

Authors:
Sohaib S. Majzoub;Resve A. Saleh;Steven J. E. Wilton;Rabab K. Ward
Affiliations:
Department of Electrical and Computer Engineering, University of British Columbia, Vancouver, BC, Canada;Department of Electrical and Computer Engineering, University of British Columbia, Vancouver, BC, Canada;Department of Electrical and Computer Engineering, University of British Columbia, Vancouver, BC, Canada;Department of Electrical and Computer Engineering, University of British Columbia, Vancouver, BC, Canada
Venue:
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Year:
2010

Citing 22
Cited 2

Pushing ASIC performance in a power envelope

Proceedings of the 40th annual Design Automation Conference
Power-Aware Communication Optimization for Networks-on-Chips with Voltage Scalable Links

CODES+ISSS '04 Proceedings of the international conference on Hardware/Software Codesign and System Synthesis: 2004
Power distribution techniques for dual VDD circuits

ASP-DAC '06 Proceedings of the 2006 Asia and South Pacific Design Automation Conference
Power efficiency for variation-tolerant multicore processors

Proceedings of the 2006 international symposium on Low power electronics and design
Accurate power grid analysis with behavioral transistor network modeling

Proceedings of the 2007 international symposium on Physical design
Dynamic Power Management by Combination of Dual Static Supply Voltages

ISQED '07 Proceedings of the 8th International Symposium on Quality Electronic Design
Impact of process variations on multicore performance symmetry

Proceedings of the conference on Design, automation and test in Europe
Temperature aware task scheduling in MPSoCs

Proceedings of the conference on Design, automation and test in Europe
Energy-aware synthesis of networks-on-chip implemented with voltage islands

Proceedings of the 44th annual Design Automation Conference
Thousand core chips: a technology perspective

Proceedings of the 44th annual Design Automation Conference
Energy optimization of multiprocessor systems on chip by voltage selection

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Variation-aware task allocation and scheduling for MPSoC

Proceedings of the 2007 IEEE/ACM international conference on Computer-aided design
Postplacement voltage assignment under performance constraints

ACM Transactions on Design Automation of Electronic Systems (TODAES)
Application-driven floorplan-aware voltage island design

Proceedings of the 45th annual Design Automation Conference
Characterizing chip-multiprocessor variability-tolerance

Proceedings of the 45th annual Design Automation Conference
Many-core design from a thermal perspective

Proceedings of the 45th annual Design Automation Conference
Impact of Process and Temperature Variations on Network-on-Chip Design Exploration

NOCS '08 Proceedings of the Second ACM/IEEE International Symposium on Networks-on-Chip
On-chip power distribution grids with multiple supply voltages for high-performance integrated circuits

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
A multiple supply voltage based power reduction method in 3-D ICs considering process variations and thermal effects

Proceedings of the 2009 Asia and South Pacific Design Automation Conference
PVT variation impact on voltage island formation in MPSoC design

ISQED '09 Proceedings of the 2009 10th International Symposium on Quality of Electronic Design
Simultaneous PVT-tolerant voltage-island formation and core placement for thousand-core platforms

SOC'09 Proceedings of the 11th international conference on System-on-chip
Hotspot: acompact thermal modeling methodology for early-stage VLSI design

IEEE Transactions on Very Large Scale Integration (VLSI) Systems

Exploring cross-layer power management for PGAS applications on the SCC platform

Proceedings of the 21st international symposium on High-Performance Parallel and Distributed Computing
3D reconfigurable power switch network for demand-supply matching between multi-output power converters and many-core microprocessors

Proceedings of the Conference on Design, Automation and Test in Europe

Quantified Score

Hi-index	0.03

Visualization

Abstract

In this paper, we propose a novel approach to voltage-island formation, for the energy optimization of manycore architectures, which mitigates the impact of process, voltage, and temperature (PVT) variations. The islands are created by balancing their shape constraints imposed by intra and interisland communication with the desire to limit the spatial extent of each island to minimize PVT impact. In addition, to reduce the number of voltage levels in the design, we propose an efficient voltage selection approach that provides near optimal results, for a set of 33 examined cases, with more than a ten times speedup compared to the best-known previous methods. This runtime improvement is important, especially for large many-core platforms. Finally, we present an evaluation platform considering pre-fabrication and post-fabrication PVT scenarios where multiple applications with hundreds to thousands of tasks are mapped onto many-core platforms with hundreds to thousands of cores to evaluate the proposed techniques. Results show that the average energy savings for 33 test cases using the proposed methods are 37% compared to 16% obtained using previous methods.