New 2-Dimensional Partial Dynamic Reconfiguration Techniques for Real-time Adaptive Microelectronic Circuits

  • Authors:

  • Michael Hubner;Christian Schuck;Matthias Kuhnle;Jurgen Becker

  • Affiliations:

  • Universität Karlsruhe (TH), Germany;Universität Karlsruhe (TH), Germany;Universitat Karlsruhe (TH), Germany;Universitat Karlsruhe (TH), Germany

  • Venue:
  • ISVLSI '06 Proceedings of the IEEE Computer Society Annual Symposium on Emerging VLSI Technologies and Architectures
  • Year:
  • 2006

Quantified Score

Hi-index 0.00

Visualization

Abstract

Short time-to-market pressure, high cost and risks and power consumption are keywords in development of microelectronic solutions for embedded systems as well as for universal and application tailored processor architectures. Modularity and flexibility while designtime, e.g. for System-on-Chip (SoC) component design, is not sufficient if the possibility of run-time reconfiguration of novel architectures has to be considered. Here, exploitation of real-time and on-demand reconfiguration of silicon area personalized on suitable granularities demonstrates high situation adaptivity and perspectives for next generation microelectronics. This paper discusses our implemented, synthesized and tested ondemand and partial reconfiguration approaches for finegrain (Xilinx Virtex FPGAs) data paths. This includes also very new dynamic and partial reconfiguration for 2D placement and routing adaptation for today's fine-grain Xilinx FPGAs