Formal verification of control software: a case study

Authors:
Andreas Griesmayer;Roderick Bloem;Martin Hautzendorfer;Franz Wotawa
Affiliations:
Graz University of Technology, Austria;Graz University of Technology, Austria;Festo AG, Vienna, Austria;Graz University of Technology, Austria
Venue:
IEA/AIE'2005 Proceedings of the 18th international conference on Innovations in Applied Artificial Intelligence
Year:
2005

Citing 8
Cited 1

Model checking for programming languages using VeriSoft

Proceedings of the 24th ACM SIGPLAN-SIGACT symposium on Principles of programming languages
Formal verification in hardware design: a survey

ACM Transactions on Design Automation of Electronic Systems (TODAES)
Model checking

Model checking
Bandera: extracting finite-state models from Java source code

Proceedings of the 22nd international conference on Software engineering
Automatically validating temporal safety properties of interfaces

SPIN '01 Proceedings of the 8th international SPIN workshop on Model checking of software
Model Checking Programs

Automated Software Engineering
The STATEMATE Verification Environment - Making It Real

CAV '00 Proceedings of the 12th International Conference on Computer Aided Verification
Tool Support for Testing Concurrent Java Components

IEEE Transactions on Software Engineering

Verification and analysis of domain-specific models of physical characteristics in embedded control software

Information and Software Technology

Quantified Score

Hi-index	0.00

Visualization

Abstract

We present a case study of formal verification of control logic for a robotic handling system. We have implemented a system in which properties can be specified in the source code, which is then automatically converted to Java and checked using Java Path Finder. The model checker, working under the assumption of a nondeterministic environment, is able to efficiently verify critical properties of the design.