A real-time and bandwidth guaranteed arbitration algorithm for SoC bus communication

Authors:
Chien-Hua Chen;Geeng-Wei Lee;Juinn-Dar Huang;Jing-Yang Jou
Affiliations:
National Chiao Tung University, Hsinchu, Taiwan;National Chiao Tung University, Hsinchu, Taiwan;National Chiao Tung University, Hsinchu, Taiwan;National Chiao Tung University, Hsinchu, Taiwan
Venue:
ASP-DAC '06 Proceedings of the 2006 Asia and South Pacific Design Automation Conference
Year:
2006

Citing 3
Cited 1

LOTTERYBUS: a new high-performance communication architecture for system-on-chip designs

Proceedings of the 38th annual Design Automation Conference
Evaluation of the Traffic-Performance Characteristics of System-on-Chip Communication Architectures

VLSID '01 Proceedings of the The 14th International Conference on VLSI Design (VLSID '01)
Performance analysis of different arbitration algorithms of the AMBA AHB bus

Proceedings of the 41st annual Design Automation Conference

An optimal warning-zone-length assignment algorithm for real-time and multiple-QoS on-chip bus arbitration

ACM Transactions on Embedded Computing Systems (TECS)

Quantified Score

Hi-index	0.00

Visualization

Abstract

In shared SoC bus systems, arbiters are usually adopted to solve bus contentions with various kinds of arbitration algorithms. We propose an arbitration algorithm, RT_lottery, which is designed to meet both hard real-time and bandwidth requirements. For fast evaluation and exploration, we use high abstract-level models in our system simulation environment to generate parameters for our configurable arbiter. The experimental results show that RT_lottery can meet all hard real-time requirements and perform very well in bandwidth allocation. The results also show that RT_lottery outperforms several commonly-used arbitration algorithms today.