Parasitics extraction involving 3-D conductors based on multi-layered Green's function

Authors:
Zuochang Ye;Zhiping Yu
Affiliations:
Tsinghua University, Beijing, China;Tsinghua University, Beijing, China
Venue:
ASP-DAC '06 Proceedings of the 2006 Asia and South Pacific Design Automation Conference
Year:
2006

Citing 4
Cited 0

IES3: a fast integral equation solver for efficient 3-dimensional extraction

ICCAD '97 Proceedings of the 1997 IEEE/ACM international conference on Computer-aided design
Transform domain techniques for efficient extraction of substrate parasitics

ICCAD '97 Proceedings of the 1997 IEEE/ACM international conference on Computer-aided design
Numerically stable Green function for modeling and analysis of substrate coupling in integrated circuits

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
A fast hierarchical algorithm for three-dimensional capacitance extraction

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Quantified Score

Hi-index	0.00

Visualization

Abstract

An efficient algorithm for three-dimensional (3-D) capacitance extraction on multi-layered and lossy substrate is presented. The new algorithm represents a major improvement over the quasi-3D approach used in Green's function-based solvers by taking into consideration of the side-wall effects of the conductors. The accuracy and efficiency of the new algorithm is tested by examples.