Issues in debugging highly parallel FPGA-based applications derived from source code

Authors:
K. Scott Hemmert;Brad Hutchings
Affiliations:
Brigham Young University, Provo, UT;Brigham Young University, Provo, UT
Venue:
ASP-DAC '03 Proceedings of the 2003 Asia and South Pacific Design Automation Conference
Year:
2003

Citing 9
Cited 0

Effective compiler support for predicated execution using the hyperblock

MICRO 25 Proceedings of the 25th annual international symposium on Microarchitecture
Debugging optimized code without being misled

ACM Transactions on Programming Languages and Systems (TOPLAS)
A new framework for debugging globally optimized code

Proceedings of the ACM SIGPLAN 1999 conference on Programming language design and implementation
Sea Cucumber: A Synthesizing Compiler for FPGAs

FPL '02 Proceedings of the Reconfigurable Computing Is Going Mainstream, 12th International Conference on Field-Programmable Logic and Applications
A CAD Suite for High-Performance FPGA Design

FCCM '99 Proceedings of the Seventh Annual IEEE Symposium on Field-Programmable Custom Computing Machines
Stream-Oriented FPGA Computing in the Streams-C High Level Language

FCCM '00 Proceedings of the 2000 IEEE Symposium on Field-Programmable Custom Computing Machines
Predicated Static Single Assignment

PACT '99 Proceedings of the 1999 International Conference on Parallel Architectures and Compilation Techniques
Interactive source-level debugging for optimized programs (compilation, high-level)

Interactive source-level debugging for optimized programs (compilation, high-level)
Logical hardware debuggers for fpga-based systems

Logical hardware debuggers for fpga-based systems

Quantified Score

Hi-index	0.00

Visualization

Abstract

Using high-level synthesis tools to map programs written in general-purpose languages to FPGA hardware has grown in popularity and it is becoming necessary to provide comprehensive debugging tools in order to verify the correctness of the synthesized hardware. Currently, post-synthesis debugging is done at the circuit level. This paper discusses the issues, as well as some early results, of creating a source level debugger for hardware synthesized from source code. This study is meant to provide some insight into what needs to be added or built into synthesizing compilers in order to allow debug of a synthesized circuit at the source level, which will provide the programmer with a familiar view of the program being debugged.