DynaCORE — A Dynamically Reconfigurable Coprocessor Architecture for Network Processors

Authors:
Carsten Albrecht;Roman Koch;Erik Maehle
Affiliations:
University of Lubeck, Lubeck, Germany;University of Lubeck, Lubeck, Germany;University of Lubeck, Lubeck, Germany
Venue:
PDP '06 Proceedings of the 14th Euromicro International Conference on Parallel, Distributed, and Network-Based Processing
Year:
2006

Citing 0
Cited 5

Design principles for a virtual multiprocessor

Proceedings of the 2007 annual research conference of the South African institute of computer scientists and information technologists on IT research in developing countries
A novel architecture for a high-performance network processing unit: flexibility at multiple levels of abstraction

HPSR'09 Proceedings of the 15th international conference on High Performance Switching and Routing
An adaptive system-on-chip for network applications

IPDPS'06 Proceedings of the 20th international conference on Parallel and distributed processing
A dynamically reconfigured multi-FPGA network platform for high-speed malware collection

International Journal of Reconfigurable Computing - Special issue on Selected Papers from the International Conference on Reconfigurable Computing and FPGAs (ReConFig'10)
NetStage/DPR: A self-reconfiguring platform for active and passive network security operations

Microprocessors & Microsystems

Quantified Score

Hi-index	0.00

Visualization

Abstract

Network processors are special purpose processors, tailored to the needs of packet processing in internet routers. Network processors are, in general, freely programmable devices. However, their performance in payload processing relies on specific tasks to be accelerated by fixed purpose coprocessors which are integrated into the device. As a solution to overcome the restrictions of flexibility, a dynamically adaptable coprocessor based on dynamically and partially reconfigurable logic (DynaCORE) is proposed.