An adaptive system-on-chip for network applications

Authors:
Roman Koch;Thilo Pionteck;Carsten Albrecht;Erik Maehle
Affiliations:
University of Lübeck, Institute of Computer Engineering, Lübeck, Germany;University of Lübeck, Institute of Computer Engineering, Lübeck, Germany;University of Lübeck, Institute of Computer Engineering, Lübeck, Germany;University of Lübeck, Institute of Computer Engineering, Lübeck, Germany
Venue:
IPDPS'06 Proceedings of the 20th international conference on Parallel and distributed processing
Year:
2006

Citing 4
Cited 2

A fault model notation and error-control scheme for switch-to-switch buses in a network-on-chip

Proceedings of the 1st IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis
When reconfigurable architecture meets network-on-chip

SBCCI '04 Proceedings of the 17th symposium on Integrated circuits and system design
MultiNoC: A Multiprocessing System Enabled by a Network on Chip

Proceedings of the conference on Design, Automation and Test in Europe - Volume 3
DynaCORE — A Dynamically Reconfigurable Coprocessor Architecture for Network Processors

PDP '06 Proceedings of the 14th Euromicro International Conference on Parallel, Distributed, and Network-Based Processing

High level modeling of dynamic reconfigurable FPGAs

International Journal of Reconfigurable Computing - Selected papers from ReCoSoc08
An interface for a decentralized 2d reconfiguration on xilinx virtex-FPGAs for organic computing

International Journal of Reconfigurable Computing - Selected papers from ReCoSoc08

Quantified Score

Hi-index	0.00

Visualization

Abstract

This paper presents the hardware architecture of DynaCORE, a dynamically reconfigurable system-on-chip for network applications. DynaCORE is an application specific coprocessor for offloading computationally intensive tasks from a network processor. The system-onchip architecture is based on an adaptable network-onchip which allows the dynamic replacement of hardware modules as well as the adaptation of the on-chip communication structure. The coprocessor leverages the active partial reconfiguration feature of modern FPGAs in order to adapt to shifting demand patterns. An embedded general-purpose processor core within the coprocessor runs software which manages the configurations of the device. With reference to a prototypical implementation targeting a Xilinx Virtex-II Pro FPGA, this paper focuses on on-chip communication issues. Topics include the integration of PowerPC processor cores into the configurable logic as well as the mode of operation of the network-on-chip.