An EDF Interrupt Handling Scheme for Real-Time Kernel: Design and Task Simulation
ICCS '07 Proceedings of the 7th international conference on Computational Science, Part IV: ICCS 2007
Parallel, hardware-supported interrupt handling in an event-triggered real-time operating system
CASES '09 Proceedings of the 2009 international conference on Compilers, architecture, and synthesis for embedded systems
A lazy EDF interrupt scheduling algorithm for multiprocessor in parallel computing environment
ICA3PP'07 Proceedings of the 7th international conference on Algorithms and architectures for parallel processing
CiAO: an aspect-oriented operating-system family for resource-constrained embedded systems
USENIX'09 Proceedings of the 2009 conference on USENIX Annual technical conference
A new implementation method of timer for periodic tasks
Journal of Embedded Computing - Advanced Topics on Embedded Computing
Integrated Task and Interrupt Management for Real-Time Systems
ACM Transactions on Embedded Computing Systems (TECS)
The aspect-aware design and implementation of the CiAO operating-system family
Transactions on Aspect-Oriented Software Development IX
ARCS'13 Proceedings of the 26th international conference on Architecture of Computing Systems
nuKernel: MicroKernel for multi-core DSP SoCs with load sharing and priority interrupts
Proceedings of the 28th Annual ACM Symposium on Applied Computing
Predictable and configurable component-based scheduling in the Composite OS
ACM Transactions on Embedded Computing Systems (TECS) - Special Section on ESTIMedia'10
| Hi-index | 0.02 |
In this paper we analyze the traditional model of interrupt management and its incapacity to incorporate reliability and the temporal predictability demanded on real-time systems. As a result of this analysis, we propose a model that integrates interrupts and tasks handling. We make a schedulability analysis to evaluate and distinguish the circumstances under which this integrated model improves the traditional model. The design of a flexible and portable kernel interrupt subsystem for this integrated model is presented. In addition, we present the rationale for the implementation of our design over conventional PC interrupt hardware and the analysis of its overhead. Finally, experimental results are conducted to demonstrate the deterministic behavior of our integrated model and to quantify its overhead.