Design and implementation of a rendering algorithm in a SIMD reconfigurable architecture (MorphoSys)

Authors:
Javier Davila;Alfonso de Torres;Jose Manuel Sanchez;Marcos Sanchez-Elez;Nader Bagherzadeh;F. Rivera
Affiliations:
Universidad Complutense de Madrid, (Spain);Universidad Complutense de Madrid, (Spain);Universidad Complutense de Madrid, (Spain);Universidad Complutense de Madrid, (Spain);University of California, Irvine;Universidad Complutense de Madrid, (Spain)
Venue:
Proceedings of the conference on Design, automation and test in Europe: Designers' forum
Year:
2006

Citing 6
Cited 1

REMARC (abstract): reconfigurable multimedia array coprocessor

FPGA '98 Proceedings of the 1998 ACM/SIGDA sixth international symposium on Field programmable gate arrays
MorphoSys: An Integrated Reconfigurable System for Data-Parallel and Computation-Intensive Applications

IEEE Transactions on Computers
A Reflectance Model for Computer Graphics

ACM Transactions on Graphics (TOG)
WireGL: a scalable graphics system for clusters

Proceedings of the 28th annual conference on Computer graphics and interactive techniques
3d Computer Graphics

3d Computer Graphics
RaPiD - Reconfigurable Pipelined Datapath

FPL '96 Proceedings of the 6th International Workshop on Field-Programmable Logic, Smart Applications, New Paradigms and Compilers

Design of a coarse-grained reconfigurable architecture with floating-point support and comparative study

Integration, the VLSI Journal

Quantified Score

Hi-index	0.00

Visualization

Abstract

In this paper we analyze a 3D image rendering algorithm and the different mapping schemes to implement it in a SIMD reconfigurable architecture. 3D image render is highly computational and has an important restriction in execution time due to the requirement to get interactive results. We demonstrate that the execution of this algorithm in MorphoSys can take advantage of the available parallel resources, as well as of the possibility of one cycle configuration change. In this paper we show that it is possible to implement the rendering algorithm in our coarse grain reconfigurable architecture, obtaining values over 100 fps.