Large scale RLC circuit analysis using RLCG-MNA formulation

Authors:
Yuichi Tanji;Takayuki Watanabe;Hidemasa Kubota;Hideki Asai
Affiliations:
Kagawa University, Takamatsu, Japan;University of Shizuoka, Shizuoka, Japan;Shizuoka University, Shizuoka, Japan;Shizuoka University, Shizuoka, Japan
Venue:
Proceedings of the conference on Design, automation and test in Europe: Proceedings
Year:
2006

Citing 3
Cited 2

Efficient large-scale power grid analysis based on preconditioned krylov-subspace iterative methods

Proceedings of the 38th annual Design Automation Conference
Fast simulation of VLSI interconnects

Proceedings of the 2004 IEEE/ACM International conference on Computer-aided design
INDUCTWISE: inductance-wise interconnect simulator and extractor

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Sparse and Passive Reduced-Order Interconnect Modeling by Eigenspace Method

IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences
Matrix Order Reduction by Nodal Analysis Formulation and Relaxation-Based Fast Simulation for Power/Ground Plane

IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences

Quantified Score

Hi-index	0.00

Visualization

Abstract

A fast method for timing analysis of large scale RLC networks using the RLCG-MNA formulation, which provides good properties for fast matrix solvers, is presented. The proposed method is faster than INDUCTWISE and more general than the RLP algorithm, where INDUCTWISE and RLP algorithm are known as the state-of-art simulation methods. In the numerical example, good performances of the proposed method are illustrated compared with the previous works.