Programming in Prolog (2nd ed.)
Programming in Prolog (2nd ed.)
A comparative study of unification algorithms for or-parallel execution of logic languages
IEEE Transactions on Computers
New Generation Computing
Compiling Prolog into microcode: a case study using the NCR/32-000
MICRO 18 Proceedings of the 18th annual workshop on Microprogramming
The architecture of the hardware unification unit and an implementation
MICRO 18 Proceedings of the 18th annual workshop on Microprogramming
ACM SIGARCH Computer Architecture News
An overview of the PRISM project
ACM SIGARCH Computer Architecture News
Designing a high performance parallel logic programming system
ACM SIGARCH Computer Architecture News
Principles of artificial intelligence
Principles of artificial intelligence
Performance studies of a Prolog machine architecture
ISCA '85 Proceedings of the 12th annual international symposium on Computer architecture
Design of a high-speed Prolog machine (HPM)
ISCA '85 Proceedings of the 12th annual international symposium on Computer architecture
A hardware unification unit: design and analysis
ISCA '85 Proceedings of the 12th annual international symposium on Computer architecture
Computer Architecture and Parallel Processing
Computer Architecture and Parallel Processing
Inference machine: From sequential to parallel
ISCA '83 Proceedings of the 10th annual international symposium on Computer architecture
Parallel interpretation of logic programs
FPCA '81 Proceedings of the 1981 conference on Functional programming languages and computer architecture
MICRO 17 Proceedings of the 17th annual workshop on Microprogramming
Hi-index | 0.00 |
This paper describes a parallel architecture to implement PROLOG. The architecture considered here takes advantage of the OR-parallelism inherent in the language. In usual OR-parallelism architecture, multiprocessors are used to work on a relation of the database at the same time. In the pipeline OR-parallelism, a relation of the database is processed by only one of the multiprocessors at one time. As soon as a solution is found, the resolution goes forward and works on the goal down the goal tree. A hardware model is derived based on the concept and simulation studies were carried out for different numbers of processor configurations. It has been found that from the results of the simulation optimum processor configurations can be derived to meet the cost performance requirements.