An Approach to Minimizing Functional Constraints

Authors:
Abhijit Jas;Yi-Shing Chang;Sreejit Chakravarty
Affiliations:
Intel Corporation;Intel Corporation;Intel Corporation
Venue:
DFT '06 Proceedings of the 21st IEEE International Symposium on on Defect and Fault-Tolerance in VLSI Systems
Year:
2006

Citing 0
Cited 3

A Methodology for Handling Complex Functional Constraints for Large Industrial Designs

Journal of Electronic Testing: Theory and Applications
On reset based functional broadside tests

Proceedings of the Conference on Design, Automation and Test in Europe
Built-in generation of functional broadside tests using a fixed hardware structure

IEEE Transactions on Very Large Scale Integration (VLSI) Systems

Quantified Score

Hi-index	0.00

Visualization

Abstract

This paper presents simulations of 3 different implementations of the minority-3 function, with special focus on mismatch analysis through statistical Monte Carlo-simulations. The simulations clearly favors the minority-3 Mirrored gate, and a gate-level ...