Checkpoint repair for high-performance out-of-order execution machines
IEEE Transactions on Computers
Implementing Precise Interrupts in Pipelined Processors
IEEE Transactions on Computers
High-Performance Fault-Tolerant VLSI Systems Using Micro Rollback
IEEE Transactions on Computers
IEEE Transactions on Parallel and Distributed Systems
Magnetoelectronic memories last and last…
IEEE Spectrum
Eager writeback - a technique for improving bandwidth utilization
Proceedings of the 33rd annual ACM/IEEE international symposium on Microarchitecture
ReVive: cost-effective architectural support for rollback recovery in shared-memory multiprocessors
ISCA '02 Proceedings of the 29th annual international symposium on Computer architecture
ISCA '02 Proceedings of the 29th annual international symposium on Computer architecture
Low-Latency, Concurrent Checkpointing for Parallel Programs
IEEE Transactions on Parallel and Distributed Systems
A magnetoelectronic macrocell employing reconfigurable threshold logic
FPGA '04 Proceedings of the 2004 ACM/SIGDA 12th international symposium on Field programmable gate arrays
Libckpt: transparent checkpointing under Unix
TCON'95 Proceedings of the USENIX 1995 Technical Conference Proceedings
Design of MRAM based logic circuits and its applications
Proceedings of the 21st edition of the great lakes symposium on Great lakes symposium on VLSI
| Hi-index | 14.98 |
Memory and latch circuits in CMOS systems rely on capacitatively-stored charge to hold state information. When power is removed from a chip, this charge quickly drains off, destroying any information that was contained in the chip. This causes a number of problems for computer systems, including data loss from power failures, the need to load operating systems from nonvolatile storage each time the system is powered on, and high "idle” power consumption due to leakage currents in memory arrays. Magnetoelectronic devices that combine ferromagnetic elements with semiconductor structures have the potential to overcome this limitation by providing high-performance nonvolatile storage that can be tightly integrated with logic. In this paper, we present the architecture of a microprocessor that uses magnetoelectronic devices to "snapshot” the state of the currently executing program at regular intervals. If its power supply is interrupted, this self-checkpointing microprocessor can near instantly restore its state from the last checkpoint, allowing it to resume execution with little loss of progress. Simulations of a self-checkpointing version of the Pentium 4 microprocessor show that the magnetoelectronic memories increase power consumption by only 62 mW, with little to no cost in system performance.