Tightening the Bounds on Feasible Preemption Points

Authors:
Harini Ramaprasad;Frank Mueller
Affiliations:
North Carolina State University, USA;North Carolina State University, USA
Venue:
RTSS '06 Proceedings of the 27th IEEE International Real-Time Systems Symposium
Year:
2006

Citing 0
Cited 5

Using sequencing to trigger a better analysis

ACM SIGBED Review - Special issue on the RTSS forum on deeply embedded real-time computing
CheckerCore: enhancing an FPGA soft core to capture worst-case execution times

CASES '09 Proceedings of the 2009 international conference on Compilers, architecture, and synthesis for embedded systems
Feasibility analysis under fixed priority scheduling with limited preemptions

Real-Time Systems
Making DRAM refresh predictable

Real-Time Systems
Approximation scheme for real-time tasks under fixed-priority scheduling with deferred preemption

Proceedings of the 21st International conference on Real-Time Networks and Systems

Quantified Score

Hi-index	0.00

Visualization

Abstract

Modern FPGA devices, which include (multiple) processor core(s) as diffused IP on the silicon die, provide an excellent platform for developing custom multiprocessor systems-on-programmable chip (MPSoPC) architectures. As researchers are investigating ...