CheckerCore: enhancing an FPGA soft core to capture worst-case execution times

Authors:
Jin Ouyang;Raghuveer Raghavendra;Sibin Mohan;Tao Zhang;Yuan Xie;Frank Mueller
Affiliations:
The Pennsylvania State University, State College, PA, USA;North Carolina State University, Raleigh, NC, USA;University of Illinois at Urbana-Champaign, Urbana, IL, USA;The Pennsylvania State University, State College, PA, USA;The Pennsylvania State University, State College, PA, USA;North Carolina State University, Raleigh, PA, USA
Venue:
CASES '09 Proceedings of the 2009 international conference on Compilers, architecture, and synthesis for embedded systems
Year:
2009

Citing 14
Cited 0

Hierarchical algorithms for assessing probabilistic constraints on system performance

DAC '98 Proceedings of the 35th annual Design Automation Conference
An Integrated Path and Timing Analysis Method based on Cycle-Level Symbolic Execution

Real-Time Systems
Estimating probabilistic timing performance for real-time embedded systems

IEEE Transactions on Very Large Scale Integration (VLSI) Systems - System Level Design
A Comparison of Static Analysis and Evolutionary Testing for the Verification of Timing Constraints

Real-Time Systems
Simics: A Full System Simulation Platform

Computer
SimpleScalar: An Infrastructure for Computer System Modeling

Computer
WCET Analysis of Probabilistic Hard Real-Time Systems

RTSS '02 Proceedings of the 23rd IEEE Real-Time Systems Symposium
Statistical Analysis of WCET for Scheduling

RTSS '01 Proceedings of the 22nd IEEE Real-Time Systems Symposium
Enforcing Safety of Real-Time Schedules on Contemporary Processors Using a Virtual Simple Architecture (VISA)

RTSS '04 Proceedings of the 25th IEEE International Real-Time Systems Symposium
ParaScale: Exploiting Parametric Timing Analysis for Real-Time Schedulers and Dynamic Voltage Scaling

RTSS '05 Proceedings of the 26th IEEE International Real-Time Systems Symposium
Tightening the Bounds on Feasible Preemption Points

RTSS '06 Proceedings of the 27th IEEE International Real-Time Systems Symposium
The worst-case execution-time problem—overview of methods and survey of tools

ACM Transactions on Embedded Computing Systems (TECS)
Hybrid Timing Analysis of Modern Processor Pipelines via Hardware/Software Interactions

RTAS '08 Proceedings of the 2008 IEEE Real-Time and Embedded Technology and Applications Symposium
Merging State and Preserving Timing Anomalies in Pipelines of High-End Processors

RTSS '08 Proceedings of the 2008 Real-Time Systems Symposium

Quantified Score

Hi-index	0.00

Visualization

Abstract

Embedded processors have become increasingly complex, resulting in variable execution behavior and reduced timing predictability. On such processors, safe timing specifications expressed as bounds on the worst-case execution time (WCET) are generally too loose due to conservative assumptions about complex architectural features, timing anomalies and programmatic complexities. Hence, exploiting the latest architectures may not be an option for embedded systems with hard real-time constraints where deadline misses cannot be tolerated. This work addresses these shortcomings by contributing CheckerCore. CheckerCore is a mode-enhanced SPARC v8 soft core processor synthesized on an FPGA. During regular execution the core adheres to its original specifications. But when operating in a special time-checking configuration, CheckerCore executes programs irrespective of inputs and steers execution intentionally along selected control flow paths. Such execution allows systematic derivation of worst-case execution time (WCET) bounds. This paper presents the overall design and implementation of CheckerCore and also illustrates its use in deriving accurate WCET bounds for a set of embedded benchmarks. Overall, CheckerCore proposes a realistic processor core enhancement that encapsulate processor details without revealing them to users while supporting safe bounding of WCETs. To the best of our knowledge, this is the first contribution of a WCET-enhancing microarchitectural feature besides full processor encapsulations.