System-on-programmable-chip implementation for on-line face recognition

Authors:
A. Pavan Kumar;V. Kamakoti;Sukhendu Das
Affiliations:
Department of Computer Science and Engineering, Indian Institute of Technology, Madras, Chennai 600 036, India;Department of Computer Science and Engineering, Indian Institute of Technology, Madras, Chennai 600 036, India;Department of Computer Science and Engineering, Indian Institute of Technology, Madras, Chennai 600 036, India
Venue:
Pattern Recognition Letters
Year:
2007

Citing 6
Cited 4

Eigenfaces vs. Fisherfaces: Recognition Using Class Specific Linear Projection

IEEE Transactions on Pattern Analysis and Machine Intelligence
Computer Vision Algorithms on Reconfigurable Logic Arrays

IEEE Transactions on Parallel and Distributed Systems
NETRA: A Hierarchical and Partitionable Architecture for Computer Vision Systems

IEEE Transactions on Parallel and Distributed Systems
Face recognition: A literature survey

ACM Computing Surveys (CSUR)
An improved face recognition technique based on modular PCA approach

Pattern Recognition Letters
Eigenfaces for recognition

Journal of Cognitive Neuroscience

Hardware architecture for a general regression neural network coprocessor

Neurocomputing
Low-Complexity Principal Component Analysis for Hyperspectral Image Compression

International Journal of High Performance Computing Applications
Multivariable self-organizing fuzzy logic control using dynamic performance index and linguistic compensators

Engineering Applications of Artificial Intelligence
Use of wavelet for image processing in smart cameras with low hardware resources

Journal of Systems Architecture: the EUROMICRO Journal

Quantified Score

Hi-index	0.10

Visualization

Abstract

In this paper, the design of a parallel architecture for on-line face recognition using weighted modular principal component analysis (WMPCA) and its system-on-programmable-chip (SoPC) implementation are discussed. The WMPCA methodology, proposed by us earlier, is based on the assumption that the rates of variation of the different regions of a face are different due to variations in expression and illumination. Given a database of sample faces for training and a query face for recognizing, the WMPCA methodology involves division of the face into horizontal regions. Each of these regions are analyzed independently by computing the eigenfeatures and comparing the same with the corresponding eigenfeatures of the faces stored in the sample database to calculate the corresponding error. The final decision of the face recognizer is based on the weighted sum of the errors computed from each of the regions. These weights are calculated based on the extent to which the various samples of the subject are spread in the eigenspace. The WMPCA methodology has a better recognition rate compared to the modular PCA approach developed by Rajkiran and Vijayan [Rajkiran, G., Vijayan, K., 2004. An improved face recognition technique based on modular PCA approach. Pattern Recognition Letters, 25(4), 429-436]. The methodology also has a wide scope for parallelism. We present an architecture that exploits this parallelism and implement the same as a system-on-programmable-chip on an ALTERA based field programmable gate array (FPGA) platform. The implementation has achieved a processing speed of about 26 frames per second at an operating frequency of 33.33MHz.